

VMEmodules

MC68000

- Monoboard Microcomputer
User's Manual



MOTOROLA

M V M E 1 0 1
M C 6 8 0 0 0 M O N O B O A R D C O M P U T E R
U S E R ' S M A N U A L

The information in this document has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, Motorola reserves the right to make changes to any products herein to improve reliability, function, or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.

Second Edition, July 1983
Copyright 1983 by Motorola GmbH

MM101

MOTOROLA MONITOR BOARD COMPUTER

USER'S MANUAL

The information in this document has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, Motorola reserves the right to make changes to any product herein to improve reliability, function, or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

Second Edition, July 1983
Copyright 1983 by Motorola GmbH

Chapter 1	GENERAL INFORMATION	
1.1.	INTRODUCTION	1-2
1.2.	SPECIFICATIONS	1-2
1.3.	REFERENCE MANUALS	1-5
1.4.	MANUAL TERMINOLOGY	1-5
1.4.1.	Address and Data Format	1-5
1.4.2.	Electrical Signal Levels	1-5
1.4.3.	Logic Signal States	1-5
Chapter 2	FUNCTIONAL DESCRIPTION	
2.1.	INTRODUCTION	2-2
2.2.	MICROPROCESSING UNIT	2-2
2.3.	MEMORY	2-2
2.3.1.	Data Organization In Memory	2-2
2.3.2.	Memory Array	2-3
2.3.3.	Memory Map	2-4
2.3.4.	Memory Access Time	2-4
2.4.	INPUT/OUTPUT-DEVICES	2-4
2.4.1.	Local I/O Access	2-5
2.4.2.	Enhanced Programmable Communication Interfaces	2-5
2.4.2.1.	General Information	2-5
2.4.2.2.	Features	2-5
2.4.2.3.	EPCI Device Description	2-6
2.4.2.4.	Hardware Configuration	2-6
2.4.2.5.	Programming Information	2-6
2.4.3.	Peripheral Interface Adapter	2-6
2.4.3.1.	General Information	2-6
2.4.3.2.	Features	2-6
2.4.3.3.	PIA Device Description	2-7
2.4.3.4.	Hardware Configuration	2-7
2.4.3.5.	Programming Information	2-7
2.4.4.	Programmable Timer Module	2-7
2.4.4.1.	General Information	2-7
2.4.4.2.	Features	2-7
2.4.4.3.	PTM Device Description	2-8
2.4.4.4.	Hardware Configuration	2-8
2.4.4.5.	Programming Information	2-8
2.4.5.	Connector P2 Signals	2-8
2.5.	MODULE STATUS REGISTER	2-11
2.6.	MODULE CONTROL REGISTER	2-13
2.7.	ADDRESS DECODER	2-15
2.7.1.	Circuit Description	2-15
2.7.2.	Address Map Configuration	2-16
2.8.	VMEbus ARBITER AND REQUESTER	2-20
2.8.1.	VMEbus Arbiter	2-21
2.8.2.	VMEbus Requester	2-22
2.8.2.1.	Bus Request Assertion	2-22
2.8.2.2.	Bus Mastership Acquisition	2-24
2.8.2.3.	Bus Release	2-24
2.8.2.4.	Bus Grant Propagation	2-24
2.9.	VMEbus INTERFACE	2-25
2.9.1.	VMEbus Signals	2-25
2.9.2.	VMEbus Data Transfer	2-30
2.9.3.	Address Modifiers	2-32

2.9.4.	Time Out Counters	2-32
2.9.5.	Interface Options	2-33
2.9.5.1.	System Controller Configuration	2-34
2.9.5.2.	Standard Configuration	2-34
2.9.5.3.	Isolated Configuration	2-35
2.10.	RESET AND HALT FUNCTIONS	2-35
2.11.	INTERRUPT HANDLER	2-37
2.11.1.	Software Abort and AC Failure	2-39
2.11.2.	System Failure	2-39
2.11.3.	Bus Clear	2-39
2.11.4.	On-Board I/O Interrupts	2-39
2.11.5.	VMEbus Interrupts	2-39
2.12.	TIMING SPECIFICATIONS	2-40

Chapter 3 OPERATING INSTRUCTIONS

3.1.	INTRODUCTION	3-1
3.2.	UNPACKING INSTRUCTIONS	3-1
3.3.	INSPECTION	3-1
3.4.	HARDWARE PREPARATION	3-1
3.4.1.	VMEbus Requester Priority	3-4
3.4.2.	VMEbus System Control Functions	3-5
3.4.3.	User-Vectorized Interrupt Requests	3-6
3.4.4.	Auto-Vectorized Interrupt Requests	3-7
3.4.5.	Serial Ports Configuration	3-8
3.4.6.	Serial Interface Control	3-9
3.4.7.	Programmable Timer Configuration	3-10
3.4.8.	Memory Sockets Configuration	3-11
3.4.9.	Local ROM Access Time	3-15
3.4.10.	Address Map Configuration	3-16
3.4.10.1.	Local Memory Addresses	3-16
3.4.10.2.	Local I/O Addresses	3-16
3.4.10.3.	VMEbus Short I/O Addresses	3-16
3.4.10.4.	VMEbus Standard Addresses	3-16
3.4.10.5.	Address Decoder PROM Programming	3-17
3.5.	SOFTWARE INITIALIZATION	3-25
3.5.1.	Serial Communication Interface Initialization	3-25
3.5.2.	Peripheral Interface Adapter Initialization	3-25
3.5.3.	Programmable Timer Module Initialization	3-25
3.5.4.	Module Control Register Initialization	3-25
3.6.	INSTALLATION	3-26

Chapter 4 MAINTENANCE INFORMATION

4.1.	INTRODUCTION	4-1
4.2.	PARTS LIST	4-1
4.3.	ASSEMBLY DRAWING, SCHEMATIC DIAGRAMS	4-4

APPENDICES

APPENDIX A	MC68000 MPU Data Sheet	A-1
APPENDIX B	MC68661 EPCI Data Sheet	B-1
APPENDIX C	MC6821 PIA Data Sheet	C-1
APPENDIX D	MC6840 PTM Data Sheet	D-1
APPENDIX E	BAR101 Bus Arbiter/Requester	E-1

Table 1.1: MVME101 Specifications 1-2

Table 2.1: Connector P2 Signal Description 2-8

Table 2.2: Connector P2 Signal Locations 2-10

Table 2.3: Module Status Register 2-12

Table 2.4: Module Control Register 2-14

Table 2.5: Original Address Map 2-18

Table 2.6: Original I/O-Register Address Map 2-19

Table 2.7: Symbol Definitions 2-25

Table 2.8: VMEbus Signal Description 2-26

Table 2.9: Connector P1 Signal Locations 2-30

Table 2.10: Address Modifier Codes 2-32

Table 2.11: Reset and Halt Functions 2-36

Table 2.12: Local Memory Read Cycle Timing 2-41

Table 2.13: Local Memory Write Cycle Timing 2-42

Table 2.14: VMEbus Read Cycle Timing 2-43

Table 2.15: VMEbus Write Cycle Timing 2-44

Table 2.16: Vmebus Request and Acquisition Timing 2-45

Table 2.17: Vmebus Release and Bus Grant Propagation Timing 2-46

Table 3.1: MVME101 Jumper Areas 3-3

Table 3.2: VMEbus Requester Priority Selection 3-4

Table 3.3: VMEbus System Control Configuration 3-5

Table 3.4: User-Vectorized Interrupt Selection 3-6

Table 3.5: Auto-Vectorized Interrupt Selection 3-7

Table 3.6: Serial Ports Configuration 3-8

Table 3.7: Serial Interface Control 3-9

Table 3.8: Programmable Timer Configuration 3-11

Table 3.9: Signal Connections for RAM Devices 3-13

Table 3.10: Signal Connections for ROM Devices 3-14

Table 3.11: Configurations for Popular Memories 3-14

Table 3.12: Local ROM Access Time Selection 3-15

Table 3.13: Address Decoder PROM Data Definition 3-17

Table 3.14: Address Boundaries 3-18

Table 3.15: Address Decoder PROM Specification 3-19


Table 3.16: Personal Address Map 3-23

Table 3.17: Personal I/O-Register Address Map 3-24

Table 4.1: MVME101 Parts List 4-1

Figure 1.1:	The MVME101 Monoboard Computer	1-1
Figure 2.1:	MVME101 Block Diagram	2-1
Figure 2.2:	Memory Array	2-3
Figure 2.3:	Module Status Register	2-11
Figure 2.4:	Module Control Register	2-13
Figure 2.5:	Address Decoder	2-15
Figure 2.6:	Address Map Configuration	2-16
Figure 2.7:	VMEbus Arbiter and Requester	2-20
Figure 2.8:	VMEbus Arbiter Operation Flow Chart	2-21
Figure 2.9:	VMEbus Requester Operation Flow Chart	2-23
Figure 2.10:	VMEbus Data Transfer Flow Chart	2-31
Figure 2.11:	Time Out Counters	2-33
Figure 2.12:	Reset Structure	2-36
Figure 2.13:	Interrupt Handler	2-37
Figure 2.14:	Local Memory Read Cycle	2-41
Figure 2.15:	Local Memory Write Cycle	2-42
Figure 2.16:	VMEbus Read Cycle	2-43
Figure 2.17:	VMEbus Write Cycle	2-44
Figure 2.18:	VMEbus Request and Acquisition	2-45
Figure 2.19:	VMEbus Release and Bus Grant Propagation	2-46
Figure 3.1:	MVME101 Jumper Area Locations	3-2
Figure 3.2:	Jumper Area K1	3-4
Figure 3.3:	Jumper Area K2	3-4
Figure 3.4:	Jumper Area K3	3-5
Figure 3.5:	Jumper Area K5	3-6
Figure 3.6:	Jumper Area K6	3-7
Figure 3.7:	Jumper Area K7	3-8
Figure 3.8:	Jumper Area K15	3-8
Figure 3.9:	Jumper Area K9	3-9
Figure 3.10:	Jumper Area K10	3-9
Figure 3.11:	Jumper Area K16	3-10
Figure 3.12:	Local Memory Organization	3-11
Figure 3.13:	Memory Pin Assignment	3-12
Figure 3.14:	Jumper Areas K11 - K14	3-13
Figure 3.15:	Jumper Area K4	3-15
Figure 4.1:	Assembly Drawing	4-5
Figure 4.2:	Schematic Diagram Sheet 1/11	4-6
Figure 4.3:	Schematic Diagram Sheet 2/11	4-7
Figure 4.4:	Schematic Diagram Sheet 3/11	4-8
Figure 4.5:	Schematic Diagram Sheet 4/11	4-9
Figure 4.6:	Schematic Diagram Sheet 5/11	4-10
Figure 4.7:	Schematic Diagram Sheet 6/11	4-11
Figure 4.8:	Schematic Diagram Sheet 7/11	4-12
Figure 4.9:	Schematic Diagram Sheet 8/11	4-13
Figure 4.10:	Schematic Diagram Sheet 9/11	4-14
Figure 4.11:	Schematic Diagram Sheet 10/11	4-15
Figure 4.12:	Schematic Diagram Sheet 11/11	4-16

Figure 1.1: The MVME101 Monoboard Computer



Eight 28-pin sockets, organized as four pairs, for user-provided memory. Each pair is individually configurable to accept any JEDEC-standard compatible byte-wide static RAM or ROM devices, ranging from 1K to 32K bytes each. Local RAM is accessed without wait cycles, local ROM access time is selectable.

Two Motorola MC68661 Enhanced Programmable Communication Interfaces, featuring several synchronous and asynchronous protocols and software-selectable baud rates from 50 to 19200 baud. Both ports are RS232C standard compatible, may be configured as data set or data terminal, and are available at 25-pin connectors at the front panel.

A Motorola MC6821 Parallel Interface Adapter provides two independent programmable 8-bit I/O ports with two handshake lines and one interrupt output to the MPU. All peripheral I/O signals are available at the lower rear connector.

GENERAL INFORMATION

1.1. INTRODUCTION

This manual provides general information, functional description, installation instructions and maintenance information for the MVME101 monoboard microcomputer. Figure 1.1 shows the MVME101 module.

1.2. SPECIFICATIONS

The MVME101 monoboard computer specifications are given in the following table.

Table 1.1: MVME101 Specifications

CHARACTERISTIC	SPECIFICATION
Microprocessor	MC68000, 8 MHz operating frequency, 16-bit data bus, 16 megabyte addressing range
Local Memory	Eight 28-pin sockets, organized as four pairs, for user-provided memory. Each pair is individually configurable to accept any JEDEC-standard compatible byte-wide static RAM or ROM devices, ranging from 2K to 32K bytes each. Local RAM is accessed without wait cycles, local ROM access time is selectable.
Serial I/O-Ports	Two Motorola MC68661 Enhanced Programmable Communication Interfaces, featuring several synchronous and asynchronous protocols and software selectable baud rates from 50 to 19200 baud. Both ports are RS232C standard compatible, may be configured as data set or data terminal, and are available at 25-pole connectors at the front panel.
Parallel I/O-Ports	A Motorola MC6821 Parallel Interface Adapter provides two independent programmable 8-bit I/O ports with two handshake lines and one interrupt output to the MPU. All peripheral I/O signals are available at the lower rear connector.

Table 1.1: MVME101 Specifications (cont'd)

CHARACTERISTIC	SPECIFICATION
Timer/Counter	A Motorola MC6840 Programmable Timer Module contains three independent 16-bit counters. All peripheral clock, gate and output lines are available at the lower rear connector. A jumper area provides gate enabling, real time counting, bus cycle counting and timer cascading.
Address Map	Decoder logic divides a 2 Megabyte address range (000000 - 0FFFFFF and F00000 - FFFFFFF) into 512 segments, each covering 4K bytes. An address decoder PROM assigns each of these segments to one of the four on-board memory pairs, to the on-board I/O devices, or to off-board resources on the VMEbus. All addresses from 100000 to EFFFFFF are assumed to be off board and directed to the VMEbus.
VMEbus Interface	The private bus interconnecting all on-board devices is connected to the VMEbus through a VMEbus interface when off-board resources are to be accessed. This interface is fully compatible with the VMEbus Specification Rev.B.
VMEbus Requester	For implementation in multiprocessor systems the module contains a VMEbus requester which requests and releases the bus either under direct software control, or indirectly upon decoding off-board and on-board addresses. The bus requester is selectable to operate on one of four prioritized bus arbitration levels.
VMEbus Arbiter	For use as the system controller in a VMEbus system, the module contains an option ONE bus arbiter, supporting daisy-chained bus arbitration on a single level.
Interrupt Handler	Any or all of the seven VMEbus interrupt request lines can be strapped to generate prioritized and user-vectorized interrupts. The interrupt outputs of the on-board I/O devices and the VMEbus signals BCLR* and SYSFAIL* can be jumpered to any of six prioritized and auto-vectorized interrupts. The ABORT pushbutton and the VMEbus signal ACFAIL* generate a non-maskable auto-vectorized interrupt.
Time Out Counters	Two software controlled time-out counters supervise VMEbus operations. A bus error can be generated if a bus request is not granted within 128 microseconds, or if a bus data transfer is not acknowledged within 8 microseconds.

Table 1.1: MVME101 Specifications (cont'd)

CHARACTERISTIC	SPECIFICATION
Display	Programmable hexadecimal LED display at the front panel for status indication.
Front Panel Controls	Two pushbutton switches at the front panel for System Reset and Software Abort.
System Control	For use as the system controller in a VMEbus system, the module can be configured to drive the bus signals SYSCLK and SYSRESET*.
Control Register	Through an 8-bit Module Control Register the MPU controls the status display, the VMEbus output SYSFAIL*, the VMEbus requester, and the time-out counters.
Status Register	Through an 8-bit Module Status Register the MPU can monitor the VMEbus signals ACFAIL*, SYSFAIL* and BCLR*, the VMEbus availability, the activation of the Software Abort switch, the data input of Serial Port 1, and the occurrence of a time-out condition.
Mechan. Dimensions	Double height VME board with front panel Board Size: 233 mm x 160 mm Front Panel Size: 262 mm x 20 mm
Connectors	One 96 pole DIN 41612 connector for VMEbus, one 64 pole DIN 41612 connector for parallel I/O and timer signals, two 25 pole D-Subminiatur connectors for the serial ports.
Power Requirements (See Note)	+ 5 V DC (+/- 5%), 2.0 A (typ), 3.0 A (max) +12 V DC (+/- 5%), 25 mA (typ), 50 mA (max) -12 V DC (+/- 5%), 25 mA (typ), 50 mA (max)
Temperature Range	Operating temperature: 0 to 55 C Storage temperature: -40 to 100 C
Rel. Humidity Range	Operating humidity: 0% to 90% non-condensing

Note: The current at +5 V DC is specified for the MVME101 module without any local memory. To calculate the actual required value, add the supply current of the memory devices used.

The currents at +12 V and -12 V DC are specified for the MVME101 module with the serial port connectors open. The actual required values depend on the load of the RS232C ports. All serial port outputs are current-limited to sink or source 12 mA (max) each.

1.3. REFERENCE MANUALS

The following manuals may be used for further information about the MC68000 microprocessor, the MC6840 timer module, the VMEbus system and the VMEbug debugger/monitor:

- * MC68000UM MC68000 16-bit Microprocessor User's Manual
- * MC6840UM MC6840 Programmable Timer Fundamentals and Applications
- * MVMEBS VMEbus Specification Manual
- * MVME101BUG MVME101bug Debug Package User's Manual

1.4. MANUAL TERMINOLOGY

1.4.1. Address and Data Format

Throughout this manual, unless otherwise noted, all address and data values are given in hexadecimal format.

1.4.2. Electrical Signal Levels

A signal line is always assumed to be in one of two levels, or in transition between these levels. Whenever the term "high" is used, it refers to a high TTL voltage level ($> +2.0$ V). The term "low" refers to a low TTL voltage level ($< +0.8$ V). There are two possible transitions which can appear on a signal line, and these will be referred to as "edges". A "rising edge" is defined as the time period during which a signal line makes its transition from a low level to a high level. The "falling edge" is defined as the time period during which a signal line makes its transition from a high level to a low level.

A signal is defined as "active low", if the function associated with the signal line is valid or initiated by either a low level or a falling edge on the signal line. The mnemonics of active low signals are marked with the suffix "*".

A signal is defined as "active high", if the function associated with the signal line is valid or initiated by either a high level or a rising edge on the signal line.

1.4.3. Logic Signal States

The terms "assert" and "negate" describe the logic state of a signal without indicating the associated voltage level. An active low signal is asserted when its voltage level is low, it is negated when its voltage level is high. An active high signal is asserted when its voltage level is high, it is negated when its voltage level is low.

For signals which are driven by three-state or open-collector outputs, the term "release" describes the high impedance state of the corresponding driver. Typically these signal lines are driven to a high voltage level by pull-up resistors when all drivers on the line are turned off.

The following manuals may be used for further information about the MC68000 microprocessor, the MC6840 timer module, the VMEbus system and the VMEbus debugger/monitor:

- * MC68000UM MC68000 16-bit Microprocessor User's Manual
- * MC6840UM MC6840 Programmable Timer Fundamentals and Applications
- * VMEBUS VMEbus Specification Manual
- * VMEDEBUG VMEbus Debug Package User's Manual

1.4. MANUAL TERMINOLOGY

1.4.1. Address and Data Format

Throughout this manual, unless otherwise noted, all address and data values are given in hexadecimal format.

1.4.2. Electrical Signal Levels

A signal line is always assumed to be in one of two levels, or in transition between these levels. Whenever the term "high" is used, it refers to a high TTL voltage level ($> +2.0\text{ V}$). The term "low" refers to a low TTL voltage level ($> +0.8\text{ V}$). There are two possible transitions which can occur on a signal line, and these will be referred to as "edges". A "rising edge" is defined as the time period during which a signal line makes its transition from a low level to a high level. The "falling edge" is defined as the time period during which a signal line makes its transition from a high level to a low level.

A signal is defined as "active low", if the function associated with the signal line is valid or initiated by either a low level or a falling edge on the signal line. The mnemonic of active low signals are marked with the suffix "n".


A signal is defined as "active high", if the function associated with the signal line is valid or initiated by either a high level or a rising edge on the signal line.

1.4.3. Logic Signal States

The terms "assert" and "negate" describe the logic state of a signal without indicating the associated voltage level. An active low signal is asserted when its voltage level is low, it is negated when its voltage level is high. An active high signal is asserted when its voltage level is high, it is negated when its voltage level is low.

For signals which are driven by three-state or open-collector outputs, the term "release" describes the high impedance state of the corresponding driver. Typically these signal lines are driven to a high voltage level by pull-up resistors when all drivers on the line are turned off.

Figure 2.1: MVME101 Block Diagram



FUNCTIONAL DESCRIPTION

2.1. INTRODUCTION

This chapter provides a detailed description of the MVME101 monoboard computer and its various modes of operation. The module can be regarded as consisting of functional blocks, as shown in Figure 2.1. Each block is described in a separate paragraph in this chapter. For hardware details, Chapter 4 includes the schematic diagrams and an assembly drawing.

The MVME101 is designed to operate either as a monoboard system, as a single MPU controller in a VMEbus system, or as a MPU element in a multiprocessor configuration. Hardware and software application hints for each of these modes are given in this chapter. Detailed electrical and timing specifications of the VMEbus connector signals allow the user to design peripheral modules and his target hardware around the monoboard computer without requiring measurements on the board.

2.2. MICROPROCESSING UNIT

The microprocessing unit of the MVME101 consists of the Motorola MC68000 MPU and some interfacing hardware for other functional blocks. The microprocessor runs at 8 MHz clock frequency.

A detailed description of the microprocessor is given in the Motorola MC68000 Data Sheet in Appendix A of this User's Guide.

2.3 MEMORY

2.3.1. Data Organization In Memory

The 16-bit data word of the MC68000 MPU is separated into a lower data byte (D00-D07) and an upper data byte (D08-D15), corresponding to a given memory address (A01-A23). The address line A00 is only internal to the MPU and externally replaced by the data strobe signals LDS* and UDS*. A detailed description of the data organization in memory can be found in the MC68000 Data Sheet in Appendix A.

Accordingly any memory block for the MC68000 must be made up of two identical halves, one of them connected to the lower order data lines D00-D07 and activated by LDS*, the other half connected to the upper order data lines D08-D15 and activated by UDS*.


2.3.2. Memory Array

As shown in Figure 2.2, the memory array of the MVME101 consists of eight 28-pin sockets, organized as four pairs, for user-provided memory. These sockets accept any RAM or ROM devices which meet the following specifications:

- 24-pin or 28-pin dual-in-line package compatible with the JEDEC standard pin-out for byte-wide memories,
- memory size 2K, 4K, 8K, 16K, or 32K bytes per device,
- static operation,
- single + 5 V power supply,
- high impedance inputs (MOS characteristic), three-state outputs,
- timing requirements accordant with the specifications given in Paragraph 2.12.

A jumper area is associated with each memory pair to support different device sizes and pin-outs. Paragraph 3.4.8 describes the configuration of these jumpers.

Figure 2.2: Memory Array



2.3.3. Memory Map

For the first four MPU cycles after a board reset, data is fetched from the memory devices located in the socket pair 4, regardless of the addresses assigned. Therefore, the sockets MEM4L and MEM4U must be populated with ROM, and the first eight bytes of this ROM must contain the initial supervisor stack pointer and program counter values.

For the socket pairs 1, 2, and 3, the user is free to install either ROM or RAM or to leave them open. Each memory pair may be placed anywhere in a 2 Megabyte address range (000000 - 0FFFFFF and F00000 - FFFFFFF) by programming an address decoder PROM according to the desired memory map. Paragraph 2.7 gives a detailed description of the Address Decoder.

As socket pair 4 must contain ROM in any case, it is preferable that this firmware includes at least the board initialization, system monitoring, and failure servicing routines, to ensure their proper execution with a minimum of hardware involved. For the same reason the exception vector table and the stack should reside in on-board RAM.

2.3.4. Memory Access Time

Data transfers between MPU and memory are performed in an asynchronous manner. Having asserted address, data, and strobe signals, the MPU inserts wait states until it receives the data transfer acknowledge signal, and then terminates the transfer. A detailed description of the data transfer protocol can be found in the Motorola MC68000 Data Sheet in Appendix A.

On the MVME101 monoboard computer, data to and from the on-board RAM is transferred without inserting wait states. For read operations from the on-board ROM, the configuration of jumper area K4 determines the number of wait states inserted by the MPU. The jumper must be positioned in accordance with the access time requirements of the installed memory devices. Paragraph 2.12 specifies the on-board memory timing. The configuration of jumper area K4 is described in Paragraph 3.4.9.

2.4. INPUT/OUTPUT-DEVICES

The following input/output-devices are provided on the MVME101 monoboard computer:

- * two programmable serial communication interfaces
- * a programmable parallel peripheral interface adapter
- * a programmable triple timer module

The serial ports are RS232C standard compatible, may be configured as data set or data terminal, and are available at two 25-pole connectors on the front panel. The peripheral I/O signals of the parallel interface adapter and of the timer module are fed to the lower rear DIN 41612 64-pin connector.

2.4.1. Local I/O Access

All on-board I/O-devices, including the Module Control and Status Registers, are memory-mapped and occupy a 4 Kilobyte address segment. This segment may be placed anywhere in a 2 Megabyte address range (000000 - 0FFFFF and F00000 - FFFFFFF) by programming the address decoder PROM according to the desired memory map. Paragraph 2.7 gives a detailed description of the Address Decoder.

Data transfers between MPU and on-board I/O-devices are performed in a synchronous manner. When the address decoder detects an address in the local I/O address segment, it asserts the valid peripheral address signal VPA*. This causes the MPU to terminate the current cycle after internal synchronization with the peripheral clock signal E. A detailed description of the synchronous data transfer protocol can be found in the Motorola MC68000 Data Sheet in Appendix A.

2.4.2. Enhanced Programmable Communication Interfaces

2.4.2.1. General Information

On the MVME101 monoboard computer two serial I/O-channels are installed, each of them controlled by a Motorola MC68661C Enhanced Programmable Communication Interface (EPCI). The EPCIs support several synchronous and asynchronous protocols in full or half duplex mode, and software selectable baud rates ranging from 50 to 19200 baud. Both ports are RS232C standard compatible, may be configured as data set or data terminal, and are available at 25-pole connectors on the front panel.

2.4.2.2. Features

Features, common to synchronous and asynchronous operation:

- * 5 to 8 bit characters
- * odd, even or no parity
- * local or remote maintenance loop back mode
- * 16 programmable baud rates
- * double buffered transmitter and receiver
- * dynamic character length switching
- * half or full duplex operation

Additional features in synchronous operation:

- * internal or external character synchronization
- * transparent or non-transparent mode
- * transparent mode DLE stuffing and detection
- * single or double SYN operation
- * automatic SYN or DLE-SYN insertion
- * SYN, DLE, and DLE-SYN stripping

Additional features in asynchronous operation:

- * parity, overrun and framing error detection
- * line break detection and generation
- * false start bit detection
- * automatic serial echo mode

2.4.2.3. EPCI Device Description

A detailed description of the Enhanced Peripheral Communications Interface is given in the Motorola MC68661 Data Sheet in Appendix B.

2.4.2.4. Hardware Configuration

Both serial ports may be configured independently as data terminal or as data set on the jumper areas K7 and K15. The EPCI input CTS* can either be constantly enabled or shortened with the input DSR* on the jumper areas K9 and K10. The same jumper areas are used to connect the EPCI outputs TXRDY* and RXRDY* with the interrupt handler. Paragraph 3.4 includes detailed instructions how to configure the jumper areas for the various modes of operation.

2.4.2.5. Programming Information

Prior to initiating data communications, the EPCI registers must be loaded with a set of mode and command bytes. Detailed programming instructions are given in the Motorola MC68661 Data Sheet in Appendix B. The addresses of the EPCI registers are listed in Paragraph 2.7.

The serial data input of SPI can be monitored through the Module Status Register. This feature supports the automatic detection of a terminal's baud rate: After hitting a specified character on the keyboard, the width of the first serial data bit is measured with the Programmable Timer Module. The result then is compared with a list of values in a lookup table to determine the transmitter's baud rate. (The automatic baud rate detection in MVME101bug is implemented in this way.)

2.4.3. Peripheral Interface Adapter

2.4.3.1. General Information

The MC6821 Peripheral Interface Adapter (PIA) provides the universal means of interfacing peripheral equipment to the MVME101 monoboard computer. The PIA can interface the MPU to peripherals through two 8-bit bidirectional peripheral data buses and four control lines.

2.4.3.2. Features

- * two bidirectional 8-bit buses for interface to peripherals
- * each peripheral line individually programmable as input or output
- * four individually controlled interrupt input lines; two usable as peripheral control outputs
- * handshake control logic for input and output peripheral operation
- * high-impedance 3-state and direct transistor drive peripheral lines
- * program controlled interrupt and interrupt disable capability
- * CMOS drive capability on side A peripheral lines
- * two TTL drive capability on all A and B side buffers

2.4.3.3. PIA Device Description

A detailed description of the Peripheral Interface Adapter is given in the Motorola MC6821 Data Sheet in Appendix C.

2.4.3.4. Hardware Configuration

All peripheral data and control lines are fed to the DIN 41612 C 96 rear connector P2. A description of the input/output signals is given in Table 2.1. Their locations at P2 are shown in Table 2.2.

Note that the peripheral input/output lines are not buffered between the PIA and the connector P2. Therefore, the electrical characteristics of the signals at P2 are equivalent with the values given in the MC6821 Data Sheet.

The interrupt outputs of the PIA may be wired to one of the Auto-Vectorized Interrupt Request lines on the jumper area K6. Paragraph 3.4.4 describes the configuration of K6.

2.4.3.5. Programming Information

The functional configuration of the PIA is programmed by the MPU during system initialization. Each of the peripheral data lines can be programmed to act as an input or output, and each of the four control/interrupt lines may be programmed for one of several control modes. Detailed programming instructions are given in the Motorola MC6821 Data Sheet in Appendix C. The addresses of the PIA registers are listed in Paragraph 2.7.

2.4.4. Programmable Timer Module

2.4.4.1. General Information

The MC6840 Programmable Timer Module (PTM) contains three 16-bit binary counters, three corresponding control registers, and a status register. The counters are under software control and may be programmed to generate module interrupts and/or output signals. The PTM can be used for frequency measurements, event counting, interval measuring, and similar tasks. It can generate square waves, gated delay signals, and single pulses of controlled or modulated duration.

2.4.4.2. Features

- * selectable prescaler on timer 3
- * programmable interrupt output to MPU
- * readable down counter indicates counts to go to time-out
- * selectable gating for frequency or pulse-width comparison
- * three asynchronous external clock and gate/trigger inputs internally synchronized
- * three maskable outputs
- * peripheral inputs/outputs fully TTL compatible

2.4.4.3. PTM Device Description

A detailed description of the Programmable Timer Module is given in the Motorola MC6840 Data Sheet in Appendix D.

2.4.4.4. Hardware Configuration

All peripheral clock, gate and output lines are fed to the DIN 41612 C 64 rear connector P2. A description of the input/output signals is given in Table 2.1. Their locations at P2 are shown in Table 2.2.

Note that the peripheral input/output lines are not buffered between the PTM and the connector P2. Therefore, the electrical characteristics of the signals at P2 are equivalent with the values given in the MC6840 Data Sheet.

The gate inputs of the counters can be constantly enabled by setting jumpers on jumper area K16. Also, K16 provides the hardware connections for cascading the PTM's counters, for real time counting, MPU cycle counting, or VMEbus cycle counting. Paragraph 3.4.7 gives a detailed description of jumper area K16.

The interrupt output of the PTM may be wired to one of the Auto-Vectorized Interrupt Request lines on the jumper area K6. Paragraph 3.4.4 describes the configuration of K6.

2.4.4.5. Programming Information

The functional configuration of the PTM is programmed by the MPU during system initialization. Detailed programming instructions are given in the Motorola MC6840 Data Sheet in Appendix D. The addresses of the PTM registers are listed in Paragraph 2.7.

2.4.5. Connector P2 Signals

Table 2.1 identifies the peripheral input/output signals by signal mnemonic, connector pin number and signal characteristics, Table 2.2 shows the signal locations at connector P2.

Table 2.1: Connector P2 Signal Description

SIGNAL	PIN NO.	SIGNAL DESCRIPTION
PA0...PA7	C12...C19	PIA SECTION A PERIPHERAL DATA Eight TTL compatible peripheral data lines. Each line can be programmed to act as an output or input by setting the corresponding bit in the PIA Data Direction Register A to "0" or "1".

Table 2.1: Connector P2 Signal Description (cont'd)

SIGNAL	PIN NO.	SIGNAL DESCRIPTION
CA1	C21	PIA SECTION A INTERRUPT A TTL compatible clock input line that sets the interrupt flag of the PIA Control Register A. The active transition of this signal is programmed by the PIA Control Register A.
CA2	C20	PIA SECTION A PERIPHERAL CONTROL A TTL compatible line that can be programmed by the PIA Control Register A to act as a peripheral control output or an interrupt input.
PB0...PB7	C4...C11	PIA SECTION B PERIPHERAL DATA Eight TTL compatible peripheral data lines. Each line can be programmed to act as an output or high impedance input by setting the corresponding bit in the PIA Data Direction Register B to "0" or "1".
CB1	C3	PIA SECTION B INTERRUPT A TTL compatible clock input line that sets the interrupt flag of the PIA Control Register B. The active transition of this signal is programmed by the PIA Control Register B.
CB2	C2	PIA SECTION B PERIPHERAL CONTROL A TTL compatible line that can be programmed by the PIA Control Register B to act as a peripheral control output or a high impedance interrupt input.
C1*...C3*	C23, C26 C29	PTM CLOCK INPUTS 1...3 Three active low TTL compatible high impedance clock inputs that can be used to decrement Timers 1...3, respectively.
G1*...G3*	C25, C28, C31	PTM GATE INPUTS 1...3 Three active low TTL compatible high impedance inputs that can be programmed to act as triggers or clock gating functions to Timers 1...3, respectively.
O1...O3	C24, C27 C30	PTM OUTPUTS 1...3 Three active high TTL compatible outputs of Timers 1...3, respectively. The output waveform is defined by the contents of the PTM Control Registers 1...3, respectively.

Table 2.1: Connector P2 Signal Description (cont'd)

SIGNAL	PIN NO.	SIGNAL DESCRIPTION
+5V	C1, C22, C32	+ 5 VOLTS + 5 Volts power supply output
GND	A1...A32	GROUND Power supply ground lines

Table 2.2: Connector P2 Signal Locations

PIN NO.	ROW A SIGNALS	ROW C SIGNALS	PIN NO.
1	GND	+5V	1
2	GND	CB2	2
3	GND	CB1	3
4	GND	PB7	4
5	GND	PB6	5
6	GND	PB5	6
7	GND	PB4	7
8	GND	PB3	8
9	GND	PB2	9
10	GND	PB1	10
11	GND	PB0	11
12	GND	PA7	12
13	GND	PA6	13
14	GND	PA5	14
15	GND	PA4	15
16	GND	PA3	16
17	GND	PA2	17
18	GND	PA1	18
19	GND	PA0	19
20	GND	CA2	20
21	GND	CA1	21
22	GND	+5V	22
23	GND	C3*	23
24	GND	O3	24
25	GND	G3*	25
26	GND	C2*	26
27	GND	O2	27
28	GND	G2*	28
29	GND	C1*	29
30	GND	O1	30
31	GND	G1*	31
32	GND	+5V	32

2.5. MODULE STATUS REGISTER

Through the Module Status Register (MSR) the current status of several on-board signals and VMEbus lines can be monitored. By that the MPU can detect certain system conditions and branch to the appropriate servicing routines.

The MSR appears as an 8-bit register in the on-board I/O-devices address segment. Paragraph 2.7 gives more detailed addressing information.

Figure 2.3 shows how the MSR is interconnected with VMEbus signals and with other functional blocks on the MVME101. During a read operation, the outputs of the MSR are enabled and put on the lower order data lines D00-D07. The outputs MSR0-MSR5 represent the current states of the signals ACFAIL*, SYSFAIL*, ABORT*, BCLR*, BAV* and PCI1RXD*. MSR6 and MSR7 are Flip-Flop outputs which are set to 0 when a bus request time-out (MSR6) or a data transfer time-out (MSR7) occurred. Any write operation to the MSR clears MSR6 and MSR7 to 1, regardless of the data transferred.

All signals represented in the MSR are active low. A bit value of 0 indicates that the corresponding signal is asserted, a value of 1 means that it is negated.

Figure 2.3: Module Status Register




Table 2.3 shows the allocation of signals in the MSR and explains the information contained in each bit.

Table 2.3: Module Status Register

BIT	SIGNAL	DESCRIPTION
MSR7	DTTO*	MSR7 = 0: A Data Transfer Time-Out occurred. MSR7 = 1: A Data Transfer Time-Out did not occur. Note: Paragraph 2.9.4 describes the Data Transfer Time Out counter in detail.
MSR6	BRTTO*	MSR6 = 0: A Bus Request Time-Out occurred. MSR6 = 1: A Bus Request Time-Out did not occur. Note: Paragraph 2.9.4 describes the Bus Request Time Out counter in detail.
MSR5	PCI1RXD*	MSR5 reflects the current state of the data input of Serial Port 1. Note: Paragraph 2.4.2.5 describes how MSR5 can be used for automatic baud rate detection.
MSR4	BAV*	MSR4 = 0: The VMEbus is available. MSR4 = 1: The VMEbus is not available. Note: Paragraph 2.8.2 describes how the BAV* signal is used for bus arbitration.
MSR3	BCLR*	MSR3 = 0: The VMEbus signal BCLR* is asserted. MSR3 = 1: The VMEbus signal BCLR* is negated. Note: Paragraph 2.8.2 describes how the BCLR* signal is used for bus arbitration.
MSR2	ABORT*	MSR2 = 0: The ABORT switch is pressed. MSR2 = 1: The ABORT switch is released. Note: Paragraph 2.11.1 describes the ABORT function.
MSR1	SYSFAIL*	MSR1 = 0: The VMEbus signal SYSFAIL* is asserted. MSR1 = 1: The VMEbus signal SYSFAIL* is negated. Note: Paragraph 2.11.2 describes the SYSFAIL function.
MSR0	ACFAIL*	MSR0 = 0: The VMEbus signal ACFAIL* is asserted. MSR0 = 1: The VMEbus signal ACFAIL* is negated. Note: Paragraph 2.11.1 describes the ACFAIL function.

Table 2.4 shows the allocation of signals in the MCR and explains the function of each bit.

Table 2.4: Module Control Register

BIT	SIGNAL	DESCRIPTION
MCR7	EDDTO	MCR7 = 0: Disable Data Transfer Time-Out counter. MCR7 = 1: Enable Data Transfer Time-Out counter. Note: Paragraph 2.9.4 describes the Data Transfer Time-Out counter in detail.
MCR6	EBRTO	MCR6 = 0: Disable Bus Request Time-Out counter. MCR6 = 1: Enable Bus Request Time-Out counter. Note: Paragraph 2.9.4 describes the Bus Request Time-Out counter in detail.
MCR5	BBTR	MCR5 = 0: Negate Bus Block Transfer Request. MCR5 = 1: Assert Bus Block Transfer Request. Note: Paragraph 2.8.2 describes the function of the BBTR signal.
MCR4	SDON	MCR4 = 0: Blank STATUS Display. MCR4 = 1: Lit STATUS Display. Note: The STATUS Display is also blanked after system reset and when the MPU has halted.
MCR3 MCR2 MCR1 MCR0	SDD3 SDD2 SDD1 SDD0	SDD3,SDD2,SDD1,SDD0 = 0,0,0,0: Display "0" SDD3,SDD2,SDD1,SDD0 = 0,0,0,1: Display "1" : : : SDD3,SDD2,SDD1,SDD0 = 1,1,1,0: Display "E" SDD3,SDD2,SDD1,SDD0 = 1,1,1,1: Display "F" and assert SYSFAIL* The bits SDD0-SDD3 are the binary equivalent of the hexadecimal number on the STATUS display. Also, these bits are used to assert the SYSFAIL* signal on the VMEbus by setting them all to 1, i.e. by writing "F" into the STATUS display. Note: Paragraph 2.11.2 describes the SYSFAIL function.


2.7. ADDRESS DECODER

2.7.1. Circuit Description

The Address Decoder logic is responsible for selecting the various on-board devices or the VMEbus Interface, depending on the address asserted by the MPU. Also, it contains circuitry to generate the data transfer handshake signals for on-board operations.

Figure 2.5 shows how the Address Decoder is interconnected with on-board devices and other functional blocks on the MVME101. The data contained in the Decoder PROM determines the address map configuration and assigns each address either to one of the on-board devices or to the VMEbus. The Device Selector receives signals from the Decoder PROM, the MPU, the Interrupt Handler and the Reset Circuit, and determines the current cycle to be either a VMEbus data transfer, a data transfer to or from one of the on-board ROM or RAM devices, an access to the on-board I/O-devices, a VMEbus interrupt acknowledge cycle, an auto-vectorized interrupt acknowledge cycle, or a reset vector fetch. For VMEbus operations, the Device Selector enables the VMEbus Requester and the VMEbus Interface. When on-board memory is accessed, the Device Selector enables the addressed memory pair and causes the DTACK Generator to assert the data transfer acknowledge signal. When one of the on-board I/O-devices is accessed, or in case of an auto-vectorized interrupt acknowledge cycle, the Device Selector asserts the VPA* signal. After receiving VPA*, the MPU synchronizes internally with the peripheral clock signal and then asserts VMA*. This enables the Local I/O-Address Decoder, which selects the addressed I/O-device.

Figure 2.5: Address Decoder



2.7.2. Address Map Configuration


The Address Decoder logic first divides the 16M byte address map of the MPU into three blocks, as shown in Figure 2.6. The Lo Block covers the lower 1M bytes address range (000000-0FFFFF), the Mid Block comprises the following 14M bytes (100000-EFFFFF), and the Hi Block covers the uppermost 1M bytes address range (F00000-FFFFFF).

All addresses in the Mid Block are supposed to be off-board. When the MPU asserts an address in the range 100000-EFFFFF, the Device Selector initiates a VMEbus data transfer by enabling the VMEbus Requester and the VMEbus Interface.

The Lo Block and the Hi Block are further subdivided into address segments of 4K bytes. Each of these 512 segments corresponds to one location of the Decoder PROM. This PROM, organized as 512 x 4 bits, assigns each address segment either to one of the on-board memory pairs, to the on-board I/O-devices, or to the VMEbus. When on-board memory is addressed, the PROM also determines whether the ROM or the RAM access time is used by the DTACK generator. For transferring data to or from global I/O-modules on the VMEbus, the address modifier code for Short I/O Address may be specified for a 64K address field.

Figure 2.6 illustrates how the MPU address map is divided into blocks and segments, and how the segments are represented in the Decoder PROM. The figure also specifies the data to be programmed in the PROM for appointing the devices to the address segments.

Figure 2.6: Address Map Configuration



The address decoding scheme of the MVME101 allows the user to place each memory pair and the on-board I/O-devices anywhere in the Lo Block or the Hi Block of the memory map. All address segments that are not occupied by on-board devices can be defined to be either standard addresses or short I/O addresses on the VMEbus. By that the user may create independent areas for ROM, RAM and I/O-devices, with contiguous on-board and off-board allocation for each area.

The MVME101 module is delivered with a Decoder PROM which contains the address map configuration shown in Table 2.5. This address map is designed to accommodate the MVME101bug Debug Package firmware and in addition 10K bytes RAM for user programs. The addresses 000000-002FFF are assigned to RAM in the memory socket pairs 1-3, where the addresses 000000-0003FF are occupied by the MPU exception vector table, and the addresses 000400-0007FF are used as a temporary data storage area for the MVME101bug parameters. The addresses 000800-002FFF are available for user programs and data. The addresses F00000-F03FFF are assigned to ROM in memory socket pair 4, which may be the MVME101bug package or, after the debugging phase, any user-provided firmware-resident program. The on-board I/O-devices are located in the address segment FE0000-FE0FFF. The upper 64K bytes in the address map are dedicated to I/O-devices on the VMEbus which are accessed using Short I/O Address encoding in the address modifiers. All other addresses in the map are decoded as VMEbus Standard Addresses for access to off-board memory or memory-mapped devices.


The registers of the on-board I/O-devices occupy a 4K bytes segment in the address map. The register addresses are listed in Table 2.6. As the data width of all I/O-devices is 8 bits, their registers are located on odd addresses, and data transfers to and from the MPU are performed via the lower order data lines D00-D07. The even address locations in the local I/O address segment are redundant and should not be accessed.

The addresses of the on-board I/O-registers are not fully decoded. The upper order 3 digits of the 6-digit address indicate the 4K bytes address segment that is reserved for the local I/O-devices. Then the address lines A04-A06 are decoded to determine the specific device to be selected. As the Local I/O-Address Decoder does not care about the address lines A07-All, the I/O-registers appear virtually multiplied in address increments of hex 80 in the local I/O-address segment. Thus the I/O-register listing in Table 2.6 can be regarded to be one of 32 possible sets of addresses.

If the original address map configuration, as described above, does not meet the user's requirements, he may specify any other configuration, and program the Decoder PROM accordingly. A detailed step-by-step description of this procedure is given in Paragraph 3.4.10.

Table 2.6: Original I/O-Register Address Map

DEVICE	ADDRESS	MODE	REGISTER
MCR	FE00F1	r/w	Module Control Register
MSR	FE00E1	r/w	Module Status Register
PTM	FE00DF	read	LSB buffer register
	FE00DF	write	Timer #3 latches
	FE00DD	read	Timer #3 counter
	FE00DD	write	MSB buffer register
	FE00DB	read	LSB buffer register
	FE00DB	write	Timer #2 latches
	FE00D9	read	Timer #2 counter
	FE00D9	write	MSB buffer register
	FE00D7	read	LSB buffer register
	FE00D7	write	Timer #1 latches
	FE00D5	read	Timer #1 counter
	FE00D5	write	MSB buffer register
	FE00D3	read	status register
	FE00D3	write	control register #2
	FE00D1	read	no operation
	FE00D1	write	CR20 = 1: control register #1
FE00D1	write	CR20 = 0: control register #3	
PIA	FE00C7	r/w	Section B control register
	FE00C5	r/w	CRB-2 = 1: Section B peripheral register
	FE00C5	r/w	CRB-2 = 0: Section B data direction register
	FE00C3	r/w	Section A control register
	FE00C1	r/w	CRA-2 = 1: Section A peripheral register
	FE00C1	r/w	CRA-2 = 0: Section A data direction register
PCI2	FE00B7	r/w	command register
	FE00B5	r/w	mode register #1 / mode register #2
	FE00B3	read	status register
	FE00B3	write	SYN1 register / SYN2 register / DLE register
	FE00B1	read	receive holding register
	FE00B1	write	transmit holding register
PCI1	FE00A7	r/w	command register
	FE00A5	r/w	mode register #1 / mode register #2
	FE00A3	read	status register
	FE00A3	write	SYN1 register / SYN2 register / DLE register
	FE00A1	read	receive holding register
	FE00A1	write	transmit holding register




2.8. VMEbus ARBITER AND REQUESTER

Bus arbitration is a technique to request, be granted, and acknowledge bus mastership in a system, where multiple master-type modules share common resources on the bus. For that purpose the MVME101 monoboard computer contains a VMEbus Arbiter and a VMEbus Requester. Most of the logic is included in the BAR101 Bus Arbiter/Requester device, which is described in Appendix E.

On the MVME101, all on-board devices are interconnected by a local bus which is connected to the VME data transfer bus only when off-board devices are to be accessed. This feature allows on-board processing at full speed, while another module transfers data on the VMEbus.

Figure 2.7: VMEbus Arbiter and Requester




2.8.1. VMEbus Arbiter

For use as the System Controller in a VMEbus System, the MVME101 module contains an option ONE single level arbiter which arbitrates bus requests on level 3. Figure 2.7 shows the interconnections of the bus signals with the Arbiter, and the flow chart in Figure 2.8 illustrates its operation. When the VMEbus Arbiter receives a bus request at the input BR3*, it monitors the BBSY* line. A low level on BBSY* indicates that another master module is currently using the bus, and the bus request is made pending. When BBSY* is high, the VMEbus Arbiter grants the request by asserting BG3IN*. This signal is propagated along the bus grant daisy-chain through all modules participating in the bus arbitration until the first bus requester is reached which has asserted BR3*. This requester acknowledges the bus grant by asserting BBSY* and negating BR3*. Upon detecting that, the VMEbus Arbiter negates BG3IN* and is ready for another arbitration sequence.

When the MVME101 is used as the System Controller, it must be located in slot 1 of the VMEbus backplane to ensure that the VMEbus Arbiter resides to the left of all bus requesters. In this configuration, the VMEbus Requester on the MVME101 is the first in the daisy-chain, and therefore has the highest priority.

When installed on lower bus priorities in a multi-processor system, the VMEbus Arbiter on the MVME101 must be disabled by removing the according jumper from jumper area K3, as described in Paragraph 3.4.2.

Figure 2.8: VMEbus Arbiter Operation Flow Chart



2.8.2. VMEbus Requester

The VMEbus Requester on the MVME101 is responsible for performing the following tasks:

- Assert a bus request when the MPU needs access to off-board devices,
- Acquire bus mastership when the bus request is granted,
- Release the bus upon another request when it is no longer needed,
- Propagate not requested bus grants to the next bus requester.

Each of these functions is described in detail in the following paragraphs. Figure 2.7 shows how the VMEbus Requester is interconnected with the bus signals and with other functional blocks on the MVME101. The flow chart in Figure 2.9 illustrates the operation sequence.

The VMEbus Requester can be configured to operate on anyone of the four bus arbitration levels. This is done by setting the appropriate jumpers on the jumper areas K1 and K2, as described in Paragraph 3.4.1.

2.8.2.1. Bus Request Assertion

There are two methods by which the MVME101 can request the VMEbus: The indirect, or software transparent method, and the direct method, by which a specific request can be programmed.


An indirect bus request is initiated by the Address Decoder. When the MPU starts either a VMEbus data transfer cycle, or a VMEbus interrupt vector fetch, the Address Decoder asserts the signal BADR*. If the MVME101 is not the current bus master, the VMEbus Requester then asserts BR* on the jumpered level. The MPU inserts wait states until the bus arbitration is performed and the addressed slave module acknowledges the data transfer.

In applications where a long idle state of the MPU is not acceptable, the Bus Request Time-Out counter can be enabled through the Module Control Register. This counter supervises the bus request and aborts the started MPU cycle if it is not acknowledged within 128 microseconds. The Bus Request Time-Out counter is described in Paragraph 2.9.4.

The direct bus request is initiated under program control by setting the Bus Block Transfer Request bit (BBTR) in the Module Control Register. This causes the VMEbus requester to assert BR* and, after being granted, to retain bus mastership as long as BBTR is set. This method protects routines against interruption by other bus requests, and therefore is useful for tasks such as data block transfers, system control, or emergency servicing.

Once having requested the bus, the VMEbus Requester keeps BR* asserted until it receives a bus grant on the same priority level, regardless of further transitions on the signals BBTR and BADR*. This is necessary to obey the bus arbitration protocol as specified for the VMEbus.

Figure 2.9: VMEbus Requester Operation Flow Chart



2.8.2.2. Bus Mastership Acquisition

When the VMEbus Requester has a bus request pending and it receives a bus grant on the same priority level, it acquires bus mastership. After the previous bus master has finished its last VMEbus cycle and negated AS*, the VMEbus Requester acknowledges the bus grant by negating BR* and asserting BBSY*, and it enables the VMEbus Interface.

The availability of the VMEbus can be checked by the MPU in the Module Status Register. This feature is useful in programs where the execution of on-board and off-board tasks does not require a fixed sequence. For example, the MPU can prepare an off-board task by setting the BBTR bit in the Module Control Register, and then execute on-board tasks. Now and then it tests the BAV* bit in the Module Status Register, and when it detects that the bus is available, it starts executing the off-board task.

2.8.2.3. Bus Release

As long as the BBTR bit in the Module Control Register is set, the MVME101 never releases the bus. However, in a system with a multilevel bus arbitration scheme, the VMEbus Arbiter can interrupt the current program with the BCLR* signal upon a higher level bus request. When the MVME101 operates as bus master in the block-transfer mode, the assertion of BCLR* causes a maskable auto-vectorized interrupt request at the MPU, and it depends on the executed software, whether and when the BBTR bit is cleared and the VMEbus is released.

The BBTR bit may be set or cleared at any time. If it is set although the MVME101 is already the bus master, it has no effect on the VMEbus Requester, but it protects the execution of the following task.

When BBTR is negated, the VMEbus Requester operates in the release-on-request mode. In this mode, it retains bus mastership until another module asserts a bus request on any of the four levels. When that happens, the VMEbus Requester waits until the MPU has terminated the current cycle, and then releases the bus by disabling the VMEbus Interface and negating BBSY*.

This release-on-request scheme provides maximum system efficiency, as unnecessary bus arbitration cycles are avoided.

2.8.2.4. Bus Grant Propagation

When the VMEbus Requester receives a bus grant on its priority level, and it has no bus request pending, the corresponding bus grant output signal is produced and propagated to the next bus requester. BGOUT* keeps asserted as long as BGIN* is low.

The BGIN* and BGOUT* lines which are not on the module's priority level are connected directly on the jumper area K1.

2.9. VMEbus INTERFACE

The VMEbus Interface provides the signal path between the local bus of the MVME101 computer and the VMEbus backplane. The interface complies with all requirements for the signal driver/receiver characteristics, and for the bus operation protocol timings, as specified in the VMEbus Specification Manual Rev.B. Any VME module which is designed according to these specifications will run with the MVME101 Monoboard Computer without restrictions.

This chapter gives detailed functional descriptions of all VMEbus signals that are handled by the MVME101, and explains the available hardware options. The timing specifications for the VMEbus Interface are included in Paragraph 2.12.

2.9.1. VMEbus Signals

All VMEbus signals are available at the upper rear connector P1. Table 2.8 identifies all these signals by mnemonics, pin numbers at P1, and electrical characteristics, and it describes the signal functions on the MVME101. The abbreviations used in Table 2.8 are explained in Table 2.7. The locations of the VMEbus signals at connector P1 are shown in Table 2.9.

VMEbus signals that are not driven by the MVME101 module appear as being high at other modules on the bus, due to the termination resistors on the VMEbus backplane. Such signals are put in parantheses in the following tables.

For some VMEbus signals the user can choose whether the MVME101 handles or ignores them, by setting or removing jumpers. Such signals are termed optional signals.

Table 2.7: Symbol Definitions

SYMBOL	DEFINITION
TP	totem-pole bus driver output
TS	three-state bus driver output
OC	open-collector bus driver output
ST	schmitt-trigger bus receiver input with hysteresis
IOH	minimum high-level output current at 2.4 V
IOL	minimum low-level output current at 0.5 V
IOZH	maximum off-state output current at 2.7 V
IOZL	maximum off-state output current at 0.4 V
IIH	maximum high-level input current at 2.7 V
IIL	maximum low-level input current at 0.4 V

Note: The values for the input/output currents listed in Table 2.8 result in the sum of the driver-, receiver-, and pull-up-resistor-currents for each signal.

Table 2.8: VMEbus Signal Description

SIGNAL	PIN NO.	SIGNAL DESCRIPTION	ELEC. SPEC.
D00..D07 D08..D15	A1..A8 C1..C8	DATA BUS 16-bit TS-output/ST-input bidirectional data bus for transferring data to and from slave modules.	IOH -3 mA IOL 48 mA IOZH 20 uA IOZL -400 uA IIH 20 uA IIL -400 uA
A01..A07 A08..A23	A30..A24 C30..C15	ADDRESS BUS 23-bit TS-output address bus capable of addressing up to 16M bytes directly.	IOH -3 mA IOL 48 mA IOZH 20 uA IOZL -400 uA
AM0..AM2 (AM3) AM4 (AM5)	B16..B18 (B19) A23 (C14)	ADDRESS MODIFIERS Six TS-output signals providing additional address information. AM3 and AM5 are not connected.	IOH -3 mA IOL 64 mA IOZH 50 uA IOZL -50 uA
(LWORD*)	(C13)	LONG WORD LWORD* is not connected.	
WRITE*	A14	WRITE An active-low TS-output that specifies the direction of a data transfer: A high level indicates a read operation, a low level indicates a write operation.	IOH -3 mA IOL 64 mA IOZH 50 uA IOZL -50 uA
AS*	A18	ADDRESS STROBE An active low bidirectional TS-output/ST-input signal. During a data transfer the falling edge indicates a valid address on the bus. During bus arbitration the rising edge indicates the end of the last cycle.	IOH -3 mA IOL 64 mA IOZH -250 uA IOZL -750 uA IIH -250 uA IIL -750 uA
DS0*	A13	DATA STROBE 0 An active low TS-output that indicates a data transfer on the data lines D00-D07.	IOH -3 mA IOL 64 mA IOZH 50 uA IOZL -50 uA
DS1*	A12	DATA STROBE 1 An active low TS-output that indicates a data transfer on the data lines D08-D15.	IOH -3 mA IOL 64 mA IOZH 50 uA IOZL -50 uA

Table 2.8: VMEbus Signal Description (cont'd)

SIGNAL	PIN NO.	SIGNAL DESCRIPTION	ELEC. SPEC.
DTACK*	A16	DATA TRANSFER ACKNOWLEDGE An active low ST-input that indicates the successful completion of a data transfer.	IIH -250 uA IIL -700 uA
BERR*	C11	BUS ERROR An active low ST-input that indicates that an unrecoverable error has occurred during a data transfer.	IIH -250 uA IIL -700 uA
BR0* BR1* BR2* BR3*	B12 B13 B14 B15	BUS REQUEST LEVEL 0-3 One of these active low signals is an optional OC-output at the jumpered bus priority level and indicates that the MVME101 module requests bus mastership. All four signals are inputs at the VMEbus Requester to support the release-on-request mode. BR3* is also an input at the MVME101 VMEbus Arbiter.	IOL 48 mA IOZH -250 uA IOZL -750 uA IIH -250 uA IIL -750 uA
BG0IN* BG1IN* BG2IN* BG3IN*	B4 B6 B8 B10	BUS GRANT INPUTS LEVEL 0-3 One of these active low signals is an optional ST-input at the jumpered bus priority level. It indicates to the MVME101 VMEbus Requester that a bus request on the same level has been granted by the bus arbiter. The remaining three bus grant inputs are jumpered directly to the respective bus grant outputs. BG3IN* is also an optional TP-output of the MVME101 VMEbus Arbiter.	IIH -250 uA IIL -700 uA
BG0OUT* BG1OUT* BG2OUT* BG3OUT*	B5 B7 B9 B11	BUS GRANT OUTPUTS LEVEL 0-3 One of these active low signals is an optional TP-output at the jumpered bus priority level. It indicates to the next module in the bus grant daisy-chain that it may become bus master. The remaining three bus grant outputs are jumpered directly to the respective bus grant inputs.	IOH -800 uA IOL 16 mA

Table 2.8: VMEbus Signal Description (cont'd)

SIGNAL	PIN NO.	SIGNAL DESCRIPTION	ELEC. SPEC.
BBSY*	B1	BUS BUSY This active low bidirectional signal indicates that a master module is using the data transfer bus. It is an OC-output of the VMEbus Requester and an ST-input at the VMEbus Arbiter.	IOL 48 mA IOZH -250 uA IOZL -900 uA IIH -250 uA IIL -900 uA
BCLR*	B2	BUS CLEAR This active low ST-input signal is driven by a multilevel bus arbiter when a bus request of a higher than the current bus master's level is pending. On the MVME101 BCLR* can be used for generating an interrupt in this event.	IIH -250 uA IIL -700 uA
IRQ1*... ...IRQ7*	B30... ...B24	INTERRUPT REQUEST LEVEL 1-7 Seven optional active low input signals that generate a prioritized interrupt request at the MPU. Level seven is the highest priority.	IIH -250 uA IIL -900 uA
IACK*	A20	INTERRUPT ACKNOWLEDGE An active low TS-output that indicates an interrupt vector fetch on the data transfer bus.	IOH -3 mA IOL 48 mA IOZH 20 uA IOZL -400 uA
IACKIN* IACKOUT*	A21 A22	INTERRUPT ACKNOWLEDGE INPUT INTERRUPT ACKNOWLEDGE OUTPUT These signals form an interrupt acknowledge daisy-chain through the interrupt requesters. On the MVME101 module IACKIN* and IACKOUT* are directly connected.	
ACFAIL*	B3	AC POWER FAILURE An active low ST-input that is driven by the power supply module. It indicates that the DC supply voltages may be out of the specified limits after 10 milliseconds and generates a non-maskable interrupt.	IIH -250 uA IIL -700 uA

Table 2.8: VMEbus Signal Description (cont'd)

SIGNAL	PIN NO.	SIGNAL DESCRIPTION	ELEC. SPEC.
SYSFAIL*	C10	SYSTEM FAILURE This active low signal indicates that a failure has occurred in the system. On the MVME101 it is an optional bidirectional OC-output/ST-input, and can be jumpered to generate an interrupt at the MPU.	IOL 48 mA IOZH -250 uA IOZL -900 uA IIH -250 uA IIL -900 uA
SYSRESET*	C12	SYSTEM RESET This active low signal causes a complete VME system reset. On the MVME101 it is an optional OC-output that is activated by the Reset Switch and upon power up. Also, it is an optional ST-input that causes a board reset when asserted by another module.	IOL 48 mA IOZH -250 uA IOZL -900 uA IIH -250 uA IIL -900 uA
SYSCLK	A10	SYSTEM CLOCK An optional TP-output that delivers the 16 MHz system clock signal.	IOH -3 mA IOL 60 mA
(SERCLK) (SERDAT)	(B21) (B22)	SERIAL COMMUNICATION BUS CLOCK SERIAL COMMUNICATION BUS DATA SERCLK and SERDAT are not connected.	
GND	A9, A11, A15, A17, A19, B20, B23, C9	GROUND	
+5V	A32, B32, C32	+ 5 VOLTS POWER	
(+5VSTB)	(B31)	+ 5 VOLTS STAND BY POWER +5VSTB is not connected.	
+12V	C31	+ 12 VOLTS POWER	
-12V	A31	- 12 VOLTS POWER	


Table 2.9: Connector P1 Signal Locations

PIN NO.	ROW A SIGNALS	ROW B SIGNALS	ROW C SIGNALS	PIN NO.
1	D00	BBSY*	D08	1
2	D01	BCLR*	D09	2
3	D02	ACFAIL*	D10	3
4	D03	BG0IN*	D11	4
5	D04	BG0OUT*	D12	5
6	D05	BG1IN*	D13	6
7	D06	BG1OUT*	D14	7
8	D07	BG2IN*	D15	8
9	GND	BG2OUT*	GND	9
10	SYSCLK	BG3IN*	SYSFAIL*	10
11	GND	BG3OUT*	BERR*	11
12	DS1*	BR0*	SYSRESET*	12
13	DS0*	BR1*	(LWORD*)	13
14	WRITE*	BR2*	(AM5)	14
15	GND	BR3*	A23	15
16	DTACK*	AM0	A22	16
17	GND	AM1	A21	17
18	AS*	AM2	A20	18
19	GND	(AM3)	A19	19
20	IACK*	GND	A18	20
21	IACKIN*	(SERCLK)	A17	21
22	IACKOUT*	(SERDAT)	A16	22
23	AM4	GND	A15	23
24	A07	IRQ7*	A14	24
25	A06	IRQ6*	A13	25
26	A05	IRQ5*	A12	26
27	A04	IRQ4*	A11	27
28	A03	IRQ3*	A10	28
29	A02	IRQ2*	A09	29
30	A01	IRQ1*	A08	30
31	-12V	(+5VSTB)	+12V	31
32	+5V	+5V	+5V	32

2.9.2. VMEbus Data Transfer

The category of VMEbus signals which is responsible for transferring data between master and slave modules is termed the Data Transfer Bus (DTB). On the MVME101 module, the DTB drivers and receivers are enabled and disabled by the VMEbus Requester upon acknowledging and releasing bus mastership. For meeting the data transfer protocol and timing requirements of the VMEbus Specification, the VMEbus Interface logic generates its own signal handshaking and timing, independently of the MPU. Figure 2.10 shows a flow chart of the DTB interface operation.

Figure 2.10: VMEbus Data Transfer Flow Chart



2.9.3. Address Modifiers

The address modifier signals are used to provide slave modules on the VMEbus with additional addressing information, as defined in the VMEbus Specification Manual. The VME101 supports a subset of the specified address modifier codes which is listed in Table 2.10. Note that the signals AM3 and AM5 are not driven by the VMEbus Interface, but kept in the high state by the termination resistors on the VMEbus backplane.

Table 2.10: Address Modifier Codes

AM CODE	ADDRESS MODIFIER						FUNCTION
	5	4	3	2	1	0	
3E	1	1	1	1	1	0	standard supervisory program access
3D	1	1	1	1	0	1	standard supervisory data access
3A	1	1	1	0	1	0	standard non-privileged program access
39	1	1	1	0	0	1	standard non-privileged data access
2D	1	0	1	1	0	1	short supervisory I/O data access
29	1	0	1	0	0	1	short non-privileged I/O data access

2.9.4. Time-Out Counters


The MVME101 contains two time-out counters for supervising VMEbus accesses: the Bus Request Time-Out Counter, and the Data Transfer Time-Out Counter. Both counters can be independently enabled and disabled under software control. Figure 2.11 shows how the time out counters are interconnected with other functional blocks on the MVME101.

The Bus Request Time-Out (BRTO) Counter is enabled when bit 6 in the Module Control Register is set. It starts running when the MPU has asserted an off-board address, and the module is not currently the bus master, i. e. when a bus request is initiated by the Address Decoder. Note that if a Bus Block Transfer Request was asserted, the BRTO Counter is not started until the first off-board access. Once being started, the BRTO Counter asserts a Bus Error at the MPU and sets bit 6 in the Module Status Register, if the bus does not become available within 128 microseconds.

The Data Transfer Time-Out (DTTO) Counter is enabled when bit 7 in the Module Control Register is set. It starts running when the MPU has asserted a data strobe signal, and the bus is available, i. e. at the beginning of an off-board data transfer cycle. The DTTO Counter asserts a Bus Error at the MPU and sets bit 7 in the Module Status Register, if the data transfer is not acknowledged within 8 microseconds.

Any assertion of BERR* causes the MPU to abort the started cycle and to enter an exception routine. In this routine the MPU should test bit 6 and bit 7 in the Module Status Register to determine the source of the Bus Error to be either the BRTO Counter, or the DTTO Counter, or the addressed device, and then branch to the appropriate service routine. After testing the bits, the MPU should perform a dummy write into the Module Status Register to clear the bits 6 and 7.

Figure 2.11: Time Out Counters



The Bus Request Time-Out Counter should be used with care. If the MVME101 module does not reside on the highest bus arbitration level, and if another module occupies the bus for transferring large blocks of data, it may often take more than 128 microseconds until a bus request of the MVME101 is granted. As software recovery from a Bus Error is a problematic task under certain conditions, it might sometimes not be allowed to abort an off-board cycle. In such cases the BRTO Counter must be disabled, or the off-board access must be embedded in a routine that is protected by a Bus Block Transfer Request.

The Data Transfer Time-Out Counter should be constantly enabled in all systems that do not contain very slow slave modules with access times of more than 8 microseconds. This prevents the MPU from being hung up in case of system malfunctioning, such as addressing defect devices or non-existent locations.

2.9.5. Interface Options

Several VMEbus signals are optionally used by the MVME101 Monoboard Computer. By setting or removing jumpers, the module can be configured either as the system controller module in a VMEbus system (System Controller Configuration), or as an MPU module on a selectable priority in a multiprocessor VMEbus system (Standard Configuration), or as an isolated monoboard system that resides only physically on a VMEbus backplane (Isolated Configuration). The jumper configurations for these different modes of operation are described in Chapter 3.

2.9.5.1. System Controller Configuration

When the MVME101 is configured as the VMEbus system controller, the following options are selected:

- VMEbus Arbiter:** The VMEbus Arbiter arbitrates bus requests on level 3 and drives BG3IN*.
- VMEbus Requester:** The VMEbus Requester operates on level 3. It receives BG3IN* from the VMEbus Arbiter and drives BG3OUT*. The remaining three bus grant outputs are not connected.
- Interrupt Handler:** The Interrupt Handler receives interrupt requests on the jumpered levels.
- System Utilities:** SYSFAIL* is both driven through the Module Control Register and received through the Module Status Register. Also, it may be jumpered to generate an interrupt.
- SYSRESET* is bidirectional. It is driven by the Reset Switch and upon power-up. When received from a power supply module, it causes a board reset.
- SYSCLK is driven by the on-board clock oscillator.

2.9.5.2. Standard Configuration

When the MVME101 is configured as a non-controller MPU module in a VMEbus system, the following options are selected:

- VMEbus Arbiter:** The VMEbus Arbiter is disconnected from BG3IN* and thus disabled.
- VMEbus Requester:** The VMEbus Requester receives BGIN* and drives BGOUT* on the selected priority level. The remaining three bus grant inputs are jumpered directly to the respective bus grant outputs.
- Interrupt Handler:** The Interrupt Handler receives interrupt requests on the jumpered levels.
- System Utilities:** SYSFAIL* is both driven through the Module Control Register and received through the Module Status Register. Also, it may be jumpered to generate an interrupt.
- SYSRESET* is an input only. When received from another module, it causes a board reset. The Reset Switch has no effect on the bus.
- SYSCLK is not connected.

2.9.5.3. Isolated Configuration

When the MVME101 is configured as an isolated monoboard computer, it can be placed on a VMEbus backplane without effecting other modules in the system. In this configuration, the MVME101 takes its power supply from the VMEbus, but neither drives nor responds to any bus signal, with the exception of ACFAIL*.

- VMEbus Arbiter: The VMEbus Arbiter is disconnected from BG3IN* and thus disabled.
- VMEbus Requester: The VMEbus Requester is disconnected from the bus. Thus the DTB drivers remain constantly in the high-impedance state. All bus grant inputs are jumpered directly to the respective bus grant outputs.
- Interrupt Handler: The Interrupt Handler does not receive any interrupt requests from the VMEbus.
- System Utilities: SYSFAIL* is not connected.
SYSRESET* is not connected. The board is reset by Reset Switch and upon power-up.
SYSCLK is not connected.

2.10. RESET AND HALT FUNCTIONS

The reset structure of the MVME101 is shown in Figure 2.12. There are four sources on the module which perform reset functions: The Power-Up Reset circuit, the Reset Switch, the MPU executing a RESET operation, and the MPU being halted. The interaction between the on-board reset signals and the VMEbus depends on the configuration of jumper area K3.

For the three selectable VMEbus Interface options that are described in Paragraph 2.9.5, the effects of all reset sources on the on-board devices and on the VMEbus signals SYSRESET* and SYSFAIL* are listed in Table 2.11.

The Power-Up Reset circuit and the Reset Switch have identical functions: MPU, PC11, PC12, PIA, PTM, MCR, and VMEbus Requester are reset, and the Address Decoder is initialized for the reset vector fetch. When configured as System Controller, the VMEbus SYSRESET* is asserted.

In the System Controller and in the Standard Configuration the assertion of SYSRESET* on the VMEbus produces the same effects as the Reset Switch. In the Isolated Configuration a VMEbus reset is ignored.

When the MPU executes a RESET instruction, only the on-board I/O-devices (PC11, PC12, PIA, PTM) are reset. No other devices are affected.

When the MPU is halted because of a double bus fault, the MCR is reset for negating an eventual Bus Block Transfer Request, and the decimal points on the Display are lit to indicate the halted state. In the System Controller and in the Standard Configuration also the VMEbus signal SYSFAIL* is asserted.

Figure 2.12: Reset Structure





Table 2.11: Reset and Halt Functions

RESET SOURCE	MODULE CONFIGURATION	AFFECTED DEVICES
Power-Up Reset, Reset Switch	System Controller	MPU, PC11, PCI2, PIA, PTM, MCR, Addr.Decoder, VMEbus Requester, VME SYSRESET*
	Standard Config.	MPU, PC11, PCI2, PIA, PTM, MCR, Addr.Decoder, VMEbus Requester
	Isolated Config.	MPU, PC11, PCI2, PIA, PTM, MCR, Address Decoder
VMEbus SYSRESET*	System Controller, Standard Config.	MPU, PC11, PCI2, PIA, PTM, MCR, Addr.Decoder, VMEbus Requester
	Isolated Config.	none
RESET Instruction	any	PC11, PCI2, PIA, PTM
MPU Halted	System Controller Standard Config.	MCR, VMEbus SYSFAIL*
	Isolated Config.	MCR

2.11. INTERRUPT HANDLER

The Interrupt Handler is responsible for encoding interrupt requests coming from on-board devices or from the VMEbus, for asserting the highest pending interrupt request at the MPU, and for managing the interrupt acknowledge cycle. The MC68000 Data Sheet in Appendix A gives a detailed description how the MPU processes interrupts. A block diagram of the Interrupt Handler and its interconnections with the VMEbus and the on-board devices is shown in Figure 2.13.

Figure 2.13: Interrupt Handler



Interrupt requests are categorized into two groups: seven prioritized Auto-Vectorized Interrupt Requests (AVIRQ1* - AVIRQ7*), which are acknowledged in the automatic vectoring mode, and seven prioritized User-Vectorized Interrupt Requests (UVIRQ1* - UVIRQ7*), where the interrupt vector number is supplied by the interrupting device. Auto-Vectorized Interrupt Requests may be caused by the on-board I/O-devices, by the Abort switch, or by the VMEbus signals ACFAIL*, SYSFAIL* and BCLR*. The User-Vectorized Interrupt Requests represent the VMEbus interrupt signals IRQ1* - IRQ7*.

The Interrupt Handler arbitrates incoming interrupt requests according to their priority levels, and encodes the highest pending request on the interrupt inputs of the MPU. When the interrupt is acknowledged, the Interrupt Handler decodes the priority level of the MPU and compares it with the interrupt requests. If an Auto-Vectorized Interrupt Request is pending on the acknowledged priority, the Interrupt Handler asserts the VPA* signal, and the MPU uses the interrupt autovector of this priority level as a pointer to the exception routine. Otherwise, the Interrupt Handler assumes an off-board interrupter, and initiates an interrupt acknowledge cycle on the VMEbus for acquiring the user-vector number.

The priority sequence of the fourteen available interrupt requests can be represented as follows:

Highest level:	AVIRQ7*	(non-maskable)
	UVIRQ7*	(non-maskable)
	AVIRQ6*	
	UVIRQ6*	
	AVIRQ5*	
	UVIRQ5*	
	AVIRQ4*	
	UVIRQ4*	
	AVIRQ3*	
	UVIRQ3*	
	AVIRQ2*	
	UVIRQ2*	
	AVIRQ1*	
Lowest level:	UVIRQ1*	

The devices capable of asserting Auto-Vectorized Interrupt Requests are not fixed at appointed priority levels, with exception of the Abort switch and the ACFAIL* signal, which are hard-wired to AVIRQ7*. All other devices may be jumpered to any of the six interrupt request inputs AVIRQ1* - AVIRQ6* on the jumper area K6. Also, two or more of the interrupt outputs of these devices may be connected in a wired-or configuration on one common priority level.

VMEbus interrupt requests used by the Interrupt Handler must be jumpered to the according User-Vectorized Interrupt Requests of the same priority level in a one-to-one configuration on the jumper area K5. Also, they must not be wire-or connected, as that would short the interrupt request signals on the VMEbus.

The configuration of the jumper areas K5 and K6 is described in Paragraphs 3.4.3 and 3.4.4.

2.11.1. Software Abort and AC Failure

The Abort switch on the front panel and the VMEbus signal ACFAIL* are both connected with the Auto-Vectorized Interrupt Request AVIRQ7*, thus causing a non-maskable interrupt of the highest priority. To determine the appropriate service routine, the status of the ABORT* and ACFAIL* signals can be read in the Module Status Register.

2.11.2. System Failure

When the MVME101 is configured as the System Controller, the VMEbus signal SYSFAIL* can be jumpered to generate an Auto-Vectorized Interrupt Request on a selectable priority. In case of a system failure, lower priority programs would then be interrupted, and the MVME101 enters a service routine. The status of SYSFAIL* can be read in the Module Status Register.

2.11.3. Bus Clear

If the MVME101 resides in a system that contains other modules with a higher bus priority, the VMEbus signal BCLR* should be jumpered to an Auto-Vectorized Interrupt Request. This provides the bus arbiter with the means to interrupt lower priority programs on the MVME101 that are executed in the block-transfer mode, when another module has a bus request of a higher priority pending. BCLR* can only cause an interrupt when the Bus Block Transfer Bit in the Module Control Register is set. Otherwise BCLR* is ignored, as the VMEbus Requester then operates in the release-on-request mode. However, the status of BCLR* can be read at any time in the Module Status register.

2.11.4. On-Board I/O Interrupts

All interrupt request outputs of the on-board I/O-devices can be jumpered to generate Auto-Vectorized Interrupt Requests on selectable levels.

2.11.5. VMEbus Interrupts

Any or all of the VMEbus interrupt request signals IRQ1* - IRQ6* may be jumpered to generate User-Vectorized Interrupt Requests on the according priorities. The appropriate interrupt vector numbers are fetched from the interrupter in a VMEbus interrupt acknowledge cycle.

2.12. TIMING SPECIFICATIONS

This paragraph provides detailed timing specifications of the MVME101 module for local memory access and for VMEbus operations. The tabulated maximum and minimum times are guaranteed over the recommended operating conditions, as specified in Table 1.1. Whenever possible, typical times for operation at 25 C temperature and 5.00 V supply voltage are given.

The following list summarizes the operations described in this paragraph and the respective figures and tables:

Local Memory Read Cycle	Figure 2.14,	Table 2.12,	Page 2-41
Local Memory Write Cycle	Figure 2.15,	Table 2.13,	Page 2-42
VMEbus Read Cycle	Figure 2.16,	Table 2.14,	Page 2-43
VMEbus Write Cycle	Figure 2.17,	Table 2.15,	Page 2-44
VMEbus Request and Acquisition ...	Figure 2.18,	Table 2.16,	Page 2-45
VMEbus Release and BG Propagation	Figure 2.19,	Table 2.17,	Page 2-46

For local memory accesses, the specifications include both the timing supplied by the MPU and the Address Decoder, and the timing requirements for the installed memory devices. As the number of wait cycles inserted by the MPU during local ROM accesses is selectable, the specification of the local memory read cycle timing includes all available options from 0 to 3 wait cycles (in the tables abbreviated W.C.). For read operations from local RAM, the times specified for 0 W.C. are valid.

For VMEbus operations, this paragraph specifies the timings that are supplied by the MVME101 module for interactions with other modules on the bus. No timing requirements for these modules are given, but it is assumed that they comply with the VMEbus Specification Rev.B. Whenever possible, the timing relations between MPU signals and VMEbus signals are specified for bus operations.

The signal mnemonics used in the following figures and tables are identical with the signal names used in the schematic diagrams in Chapter 4. To distinguish between on-board and off-board signals, the mnemonics of all on-board signals are put in parantheses.

Figure 2.14: Local Memory Read Cycle




Table 2.12: Local Memory Read Cycle Timing

NO	PARAMETER	W.C.	MIN	TYP	MAX	UNIT
Supplied Memory Access Timing:						
1	(Axx) Valid to (MxSEL*) Low	0-3	90			ns
2	(Axx) Valid to (DRD*) Low	0-3	35			ns
3	(MxSEL*) Width Low	0	190	260		ns
		1	315	385		ns
		2	440	510		ns
		3	565	635		ns
4	(DRD*) Width Low	0	240	310		ns
		1	365	435		ns
		2	490	560		ns
		3	615	685		ns
5	(MxSEL*) High to (Axx) Invalid	0-3	10			ns
6	(DRD*) High to (Axx) Invalid	0-3	25			ns
Memory Response Requirements:						
7	(DRD*) Low to (Dxx) Low Impedance	0-3	0			ns
8	(MxSEL*) Low to (Dxx) Low Imped.	0-3	0			ns
9	(Axx) Valid to (Dxx) Valid	0		290		ns
		1		415		ns
		2		540		ns
		3		665		ns
10	(DRD*) Low to (Dxx) Valid	0		225		ns
		1		350		ns
		2		475		ns
		3		600		ns
11	(MxSEL*) Low to (Dxx) Valid	0		155		ns
		1		280		ns
		2		405		ns
		3		530		ns
12	(DRD*) High to (Dxx) Invalid	0-3	0			ns
13	(MxSEL*) High to (Dxx) Invalid	0-3	0			ns
14	(DRD*) High to (Dxx) High Imped.	0-3		140		ns
15	(MxSEL*) High to (Dxx) High Imped.	0-3		125		ns

Figure 2.15: Local Memory Write Cycle




Table 2.13: Local Memory Write Cycle Timing

NO	PARAMETER	MIN	TYP	MAX	UNIT
1	(Axx) Valid to (MxSEL*) Low	90			ns
2	(Axx) Valid to (LDWR*), (UDWR*) Low	115			ns
3	(Dxx) Valid to (LDWR*), (UDWR*) Low	35			ns
4	(MxSEL*) Width Low	315	385		ns
5	(LDWR*), (UDWR*) Width Low	240	310		ns
6	(LDWR*), (UDWR*) High to (Dxx) Invalid	10			ns
7	(MxSEL*) High to (Axx) Invalid	10			ns
8	(LDWR*), (UDWR*) High to (Axx) Invalid	10			ns

Figure 2.16: VMEbus Read Cycle




Table 2.14: VMEbus Read Cycle Timing

NO	PARAMETER	NOTES	MIN	TYP	MAX	UNIT
1	(AS*) Low to AS* Low		60	75	90	ns
2	Axx Valid to AS* Low		40			ns
3	DTACK* High to DS0*, DS1* Low	1	20	45	75	ns
4	Dxx High Imped. to DS0*, DS1* Low		180			ns
5	WRITE* High to DS0*, DS1* Low		120			ns
6	AS* Low to DS0*, DS1* Low	2	5	15	35	ns
7	Dxx Valid to (Dxx) Valid		5	10	15	ns
8	DTACK* Low to (DTACK*) Low		10	20	35	ns
9	DTACK* Low to AS* High		10			ns
10	DTACK* Low to DS0*, DS1* High		10		250	ns
11	AS* High to Axx Invalid		0			ns
12	DS0*, DS1* High to WRITE* Invalid		65			ns
13	AS* Width High		195			ns
14	DS0*, DS1* Width High		210			ns

Note 1 : Provided that AS* is low.

Note 2 : Provided that DTACK* is high.

Figure 2.17: VMEbus Write Cycle




Table 2.15: VMEbus Write Cycle Timing

NO	PARAMETER	NOTES	MIN	TYP	MAX	UNIT
1	(AS*) Low to AS* Low		60	75	90	ns
2	Axx Valid to AS* Low		40			ns
3	DTACK* High to Dxx Low Impedance	1	25	50	75	ns
4	DTACK* High to DS0*, DS1* Low	1	95	125	160	ns
5	WRITE* Low to DS0*, DS1* Low		165			ns
6	Dxx Valid to DS0*, DS1* Low		45			ns
7	AS* Low to DS0*, DS1* Low	2	65	160	260	ns
8	DTACK* Low to (DTACK*) Low		10	20	35	ns
9	DTACK* Low to AS* High		10			ns
10	DTACK* Low to DS0*, DS1* High		10		250	ns
11	AS* High to Axx Invalid		0			ns
12	DS0*, DS1* High to Dxx Invalid		-20			ns
13	DS0*, DS1* High to WRITE* Invalid		15			ns
14	AS* Width High		195			ns
15	DS0*, DS1* Width High		340			ns

Note 1 : Provided that AS* is low.
 Note 2 : Provided that DTACK* is high.

Figure 2.18: VMEbus Request and Acquisition




Table 2.16: VMEbus Request and Acquisition Timing

NO	PARAMETER	NOTES	MIN	TYP	MAX	UNIT
1	(AS*) Low to BRx* Low		80		265	ns
2	BGxIN* Low to BRx* High	1	140		335	ns
3	BGxIN* Low to BBSY* Low	1	55		250	ns
4	BGxIN* Low to Axx, WRITE* Valid	1	25		225	ns
5	BGxIN* Low to Dxx Valid (write)	1,3	30		235	ns
6	BGxIN* Low to Strobes Low Imped.	1	15		200	ns
7	AS* High to BBSY* Low	2	55		250	ns
8	AS* High to Axx, WRITE* Valid	2	25		225	ns
9	AS* High to Dxx Valid (write)	2,3	30		235	ns
10	AS* High to Strobes Low Imped.	2	15		200	ns
11	Axx, WRITE* Valid to AS* Low		40	60	90	ns
12	AS* Low to DS0*, DS1* Low (read)	3	5	15	35	ns
13	DTACK* High to DS0*, DS1* Low (read)	4	20	45	75	ns
14	DTACK* High to Dxx Valid (write)	4	25	50	75	ns
15	Dxx Valid to DS0*, DS1* Low (write)		45	80	120	ns

- Note 1 : Provided that the previous master has released the bus.
 Note 2 : Provided that the bus request has been granted.
 Note 3 : Provided that DTACK* is high.
 Note 4 : Provided that AS* is low.

Figure 2.19: VMEbus Release and Bus Grant Propagation




Table 2.17: VMEbus Release and Bus Grant Propagation Timing

NO	PARAMETER	MIN	TYP	MAX	UNIT
1	DS0*, DS1* High to Dxx Invalid (write)	-20			ns
2	DS0*, DS1* High to DTB High Impedance	5	35	80	ns
3	AS* High to DTB High Impedance	5		220	ns
4	DTB High Impedance to BBSY* High	20	40	60	ns
5	BGxIN* Low to BGxOUT* Low	45		225	ns
6	BGxIN* High to BGxOUT* High	45		225	ns

INSTALLATION

3.1. INTRODUCTION

This chapter provides the user of the MVME101 monoboard computer with the unpacking, inspection, hardware preparation and installation procedures.

3.2. UNPACKING INSTRUCTIONS

IF THE SHIPPING CARTON IS DAMAGED UPON RECEIPT, REQUEST THAT CARRIER'S AGENT BE PRESENT DURING UNPACKING AND INSPECTION OF THE MODULE.

Unpack the MVME101 monoboard computer from its shipping carton. Refer to the packing list and verify that all items are present. Save the packing material for storing or reshipping the module.

AVOID TOUCHING AREAS OF MOS CIRCUITRY. STATIC DISCHARGE CAN DAMAGE INTEGRATED CIRCUITS.

3.3. INSPECTION

The module should be inspected upon receipt for broken, damaged or missing parts and for physical damage to the printed circuit board.

3.4. HARDWARE PREPARATION

This paragraph describes the hardware preparation of the MVME101 module prior to system installation. That includes configuring the jumper areas to select the various optional functions of the module, and programming the Address Decoder PROM according to the desired address map.

Figure 3.1 illustrates the physical location of each jumper area on the module. Table 3.1 lists the function of each jumper area and refers to the detailed descriptions in Paragraphs 3.4.1 through 3.4.9.

Figure 3.1: MVME101 Jumper Area Locations

INSTALLATION




Table 3.1: MVME101 Jumper Areas

JUMPER	FUNCTION	OPTIONS	PARAGR.
K1, K2	VMEbus Requester Priority Level	Select level 0, 1, 2, or 3, or isolated configuration.	3.4.1
K3	VMEbus System Control Functions	Enable/disable SYSCLK output, enable/disable SYSFAIL*, enable/disable RESET* output, enable/disable RESET* input, enable/disable VMEbus Arbiter.	3.4.2
K4	Local ROM Access Time	Insert 0, 1, 2, or 3 wait cycles.	3.4.9
K5	User-Vectorized Interrupt Requests	Enable/disable VMEbus inter- rupt request inputs IRQ1*, IRQ2*, IRQ3*, IRQ4*, IRQ5*, IRQ6*, IRQ7*.	3.4.3
K6	Auto-vectorized Interrupt Requests	Enable/disable interrupt re- quest inputs from PC11, PC12, PIA, PTM, SYSFAIL*, BCLR*, and select their priorities.	3.4.4
K7, K15	Serial Ports Configuration	Configure SP1 and SP2 as Data Set or Data Terminal, and for synchronous or asynchronous operation.	3.4.5
K9, K10	Serial Interface Control	Configure interrupt outputs and control inputs of PC11 and PC12.	3.4.6
K11, K12, K13, K14	Memory Sockets Configuration	Configure signal locations at the memory socket pairs MEM1, MEM2, MEM3 and MEM4 according to the used devices.	3.4.8
K16	PTM Connections	Configure PTM clock and gate inputs.	3.4.7

3.4.1. VMEbus Requester Priority

The jumper areas K1 and K2 determine the priority level on which the VMEbus Requester will operate. On K2 the bus request output signal of the VMEbus Requester is connected with the appropriate bus request line, on K1 it is placed in the corresponding bus grant daisy-chain. Also, on K1 the unused bus grant inputs are jumpered to the respective bus grant outputs.

When the MVME101 is used as the VMEbus system controller, and in any system containing an option ONE single level VMEbus arbiter, the VMEbus Requester must be placed on level 3. For use with a multilevel arbiter, any one of the four priority levels may be selected. When configured as isolated module, the VMEbus Requester is disconnected from the bus.

Original configuration: VMEbus Requester on level 3

Figure 3.2: Jumper Area K1

VMEbus Requester	K1		VMEbus Signals
BGIN*	1	2	BG0IN*
BGOUT*	3	4	BG0OUT*
BGIN*	5	6	BG1IN*
BGOUT*	7	8	BG1OUT*
BGIN*	9	10	BG2IN*
BGOUT*	11	12	BG2OUT*
BGIN*	13	14	BG3IN*
BGOUT*	15	16	BG3OUT*

Figure 3.3: Jumper Area K2

VMEbus Requester	K2		VMEbus Signals
BROUT*	1	2	BR0*
BROUT*	3	4	BR1*
BROUT*	5	6	BR2*
BROUT*	7	8	BR3*

Table 3.2: VMEbus Requester Priority Selection

K1 and K2 CONNECTIONS	SELECTED PRIORITY LEVEL
K1: 1-2, 3-4, 6-8, 10-12, 14-16 K2: 1-2	VMEbus Requester on level 0
K1: 2-4, 5-6, 7-8, 10-12, 14-16 K2: 3-4	VMEbus Requester on level 1
K1: 2-4, 6-8, 9-10, 11-12, 14-16 K2: 5-6	VMEbus Requester on level 2
K1: 2-4, 6-8, 10-12, 13-14, 15-16 K2: 7-8	VMEbus Requester on level 3, System Controller Configuration
K1: 2-4, 6-8, 10-12, 14-16 K2: none	Module isolated from VMEbus

3.4.2. VMEbus System Control Functions

The jumper area K3 is used to enable or disable various VMEbus system control functions. The VMEbus signals SYSCLK, SYSFAIL*, RESET*, and the VMEbus Arbiter output are fed through K3, and can be independently selected to be handled by the MVME101 module.

When the MVME101 is used as the VMEbus system controller, all optional system control outputs must be enabled to provide the system clock, system failure, system reset, and bus arbiter functions. When the board is a non-controller MPU module in the standard configuration, the system clock, system reset, and bus arbiter outputs must be disabled. In the isolated configuration, all system control signals must be disconnected from the VMEbus, to ensure proper stand-alone operation.

Original configuration: VMEbus System Controller

Figure 3.4: Jumper Area K3




Table 3.3: VMEbus System Control Configuration

K3 CONNECTIONS	ENABLED FUNCTIONS	MODULE CONFIGURATION
1-2, 3-4, 5-6, 7-8, 9-10	SYSCLK output, SYSFAIL* in/out, RESET* output, RESET* input, VMEbus Arbiter	VMEbus System Controller
3-4, 7-8	SYSFAIL* in/out, RESET* input	Standard Configuration
none	none	Isolated Configuration

3.4.3. User-Vectorized Interrupt Requests

The jumper area K5 determines which of the seven interrupt request lines on the VMEbus may interrupt the on-board MPU. Originally, all interrupt levels are enabled on K5 and handled by the MVME101. If any other modules capable of handling VMEbus interrupts are present in the system, the user must assign the interrupt levels to the interrupt handlers such that not more than one MPU responds to a given VMEbus interrupt. If a VMEbus interrupt is not to be received by the MVME101, the corresponding jumper must be removed from K5.

VMEbus interrupt requests cannot be wired to a different on-board interrupt level. The jumpers must be installed straight across the pins on jumper area K5.

Original configuration: All VMEbus interrupt requests enabled

Figure 3.5: Jumper Area K5




Table 3.4: User-Vectorized Interrupt Selection

K5 CONNECTIONS	ENABLED INTERRUPTS
1-2	VMEbus Interrupt Request level 7
3-4	VMEbus Interrupt Request level 6
5-6	VMEbus Interrupt Request level 5
7-8	VMEbus Interrupt Request level 4
9-10	VMEbus Interrupt Request level 3
11-12	VMEbus Interrupt Request level 2
13-14	VMEbus Interrupt Request level 1

3.4.4. Auto-Vectorized Interrupt Requests

On the jumper area K6 the interrupt request outputs of the on-board I/O-devices and the VMEbus signals SYSFAIL* and BCLR* may be jumpered to interrupt the MPU in the auto-vectorized mode. Any of these interrupters may be connected with any of the six lower MPU interrupt levels. Also, two or more interrupters may be jumpered in a wired-or configuration on one common interrupt request level.

The non-maskable auto-vectorized interrupt on level 7 is not available for the user. Instead, it is reserved for software abort and AC power failure.

Original configuration: SYSFAIL* on interrupt level 1,
 PTM on interrupt level 2,
 PIA on interrupt level 3,
 PCI1 on interrupt level 4,
 PCI2 on interrupt level 5,
 BCLR* on interrupt level 6

Figure 3.6: Jumper Area K6




Table 3.5: Auto-Vectorized Interrupt Selection

K6 PIN	INTERRUPTER	K6 PIN	INTERRUPT REQUEST
1	VMEbus signal BCLR*	2	Interrupt level 6
3	PCI2 interrupt output	4	Interrupt level 5
5	PCI1 interrupt output	6	Interrupt level 4
7	PIA interrupt output	8	Interrupt level 3
9	PTM interrupt output	10	Interrupt level 2
11	VMEbus signal SYSFAIL*	12	Interrupt level 1

3.4.5. Serial Ports Configuration

The peripheral input/output signals of the Programmable Communication Interfaces are fed to the connectors on the front panel through the jumper areas K7 and K15. The jumpers on K7 determine the pin assignment of SP1, the jumpers on K15 that of SP2. Both ports may be configured independently as Data Terminal or Data Set, and for asynchronous or synchronous data transmission. Also, the DSR and CTS inputs may optionally be supported.

Original configuration: SP1 configured as asynchronous Data Set, SP2 configured as asynchronous Data Terminal.

Figure 3.7: Jumper Area K7




Figure 3.8: Jumper Area K15




Table 3.6: Serial Ports Configuration

K7 / K15 CONNECTIONS	SP1 / SP2 CONFIGURATION
1-2, 5-7, 10-12, 13-15, 14-16	Port configured as Data Set
6-8	DSR/CTS controlled by Data Terminal
9-11	DSR/CTS controlled by Data Terminal
1-2, 5-6, 11-12, 13-14, 15-16	Port configured as Data Terminal
7-8	DSR/CTS controlled by Data Set
9-10	DSR/CTS controlled by Data Set
3 and 4 open	Asynchronous data transmission
3-4	Synchronous data transmission

3.4.6. Serial Interface Control

On the jumper areas K9 and K10 the interrupt outputs and the CTS* inputs of the Programmable Communication Interfaces may be configured for different modes of operation. K9 belongs to PCI1, K10 belongs to PCI2. For each interface, either one of the PCI interrupt outputs TXRDY* and RXRDY*, or both can be connected with the interrupt request line which is fed to the jumper area K6. There it may be jumpered on any auto-vectorized interrupt request. The CTS* inputs of the PCIs can be either constantly enabled, or shorted with the DSR* inputs, to support control from peripherals.

Original configuration: Interrupt outputs open,
CTS* inputs enabled

Figure 3.9: Jumper Area K9




Figure 3.10: Jumper Area K10




Table 3.7: Serial Interface Control

K9 / K10 CONNECTIONS	PCI1 / PCI2 CONFIGURATION
1-2	Interrupt asserted by RXRDY
2-3	Interrupt asserted by TXRDY
1-2-3	Interrupt asserted by RXRDY and TXRDY
4-5	CTS input constantly enabled
5-6	CTS input enabled by peripheral device

3.4.7. Programmable Timer Configuration

The peripheral clock, gate, and output signals of the Programmable Timer Module may be configured for several modes of operation on the jumper area K16. The gate inputs can be connected with ground and thus be constantly enabled. For real time counting, the clock input of counter 3 can be connected with the 2 MHz free running clock signal. VMEbus cycles can be counted by connecting the VMEbus address strobe with the clock input of counter 2. MPU cycles can be counted by connecting the MPU address strobe with the clock input of counter 1. Counters can be cascaded by connecting a counter's input with the output of the previous counter.

For other applications of the Programmable Timer Module, all peripheral clock, gate, and output signals are also available at connector P2.

Original configuration: No jumpers set

Figure 3.11: Jumper Area K16





Table 3.8: Programmable Timer Configurations

K16 CONNECTIONS	PTM CONFIGURATION
3-4	Gate input of counter 3 is constantly enabled
8-9	Gate input of counter 2 is constantly enabled
13-14	Gate input of counter 1 is constantly enabled
1-2	Counter 3 is clocked with 2 Mhz real time clock
6-7	Counter 2 is clocked with VMEbus address strobe
11-12	Counter 1 is clocked with MPU address strobe
5-6	Counter 3 and counter 2 are cascaded
10-11	Counter 2 and counter 1 are cascaded

3.4.8. Memory Sockets Configuration

The jumper areas K11, K12, K13, and K14 are used to configure the memory sockets on the MVME101 for the various types of memory devices which may be installed. The memory array consists of eight 28-pin sockets, organized as four pairs. Each memory pair is configured individually on its associated jumper area.

Figure 3.12: Local Memory Organization



The memory sockets accept 24-pin dual-in-line packages as well as 28-pin packages, provided the devices are compatible with the JEDEC standard pin-out for byte-wide memories. 28-pin devices are inserted with pins 1 - 28 of the device matching pins 1 - 28 of the socket, 24-pin devices are inserted with pins 1 - 24 of the device matching pins 3 - 26 of the socket. By that the memory address inputs A0 - A10 are connected with the MPU address outputs A01 - A11, the lower order (odd bytes) memory data lines D0 - D7 are connected with the MPU data lines D00 - D07, and the upper order (even bytes) memory data lines D0 - D7 are connected with the MPU data lines D08 - D15. For supporting different device sizes and pin-outs, the signals at pins 18, 20, and 21 of 24-pin memories, and the signals at pins 1, 2, 20, 22, 23, 26, and 27 of 28-pin memories are fed to the configuration jumper areas, where they have to be connected with the appropriate address and control signals. Figure 3.13 illustrates a memory socket pair and the signal connections for 28-pin and 24-pin devices.

Figure 3.13: Memory Pin Assignment

MEMxU									
+-----+-----+									
MPU-D11	----+15	(13)	D3	GND	(12)	14+-----	GND		
MPU-D12	----+16	(14)	D4	D2	(11)	13+-----	MPU-D10		
MPU-D13	----+17	(15)	D5	D1	(10)	12+-----	MPU-D09		
MPU-D14	----+18	(16)	D6	D0	(9)	11+-----	MPU-D08		
MPU-D15	----+19	(17)	D7	A0	(8)	10+-----	MPU-A01		
K1x-P20	----+20	(18)		A1	(7)	9+-----	MPU-A02		
MPU-A11	----+21	(19)	A10	A2	(6)	8+-----	MPU-A03		
K1x-P22	----+22	(20)		A3	(5)	7+-----	MPU-A04		
K1x-UP23	----+23	(21)		A4	(4)	6+-----	MPU-A05		
MPU-A10	----+24	(22)	A9	A5	(3)	5+-----	MPU-A06		
MPU-A09	----+25	(23)	A8	A6	(2)	4+-----	MPU-A07		
K1x-P26	----+26	(24)		A7	(1)	3+-----	MPU-A08		
K1x-P27U	----+27					2+-----	K1x-P2		
+5V	----+28	+5V				1+-----	K1x-P1		
+-----+-----+									
MEMxL									
+-----+-----+									
MPU-D03	----+15	(13)	D3	GND	(12)	14+-----	GND		
MPU-D04	----+16	(14)	D4	D2	(11)	13+-----	MPU-D02		
MPU-D05	----+17	(15)	D5	D1	(10)	12+-----	MPU-D01		
MPU-D06	----+18	(16)	D6	D0	(9)	11+-----	MPU-D00		
MPU-D07	----+19	(17)	D7	A0	(8)	10+-----	MPU-A01		
K1x-P20	----+20	(18)		A1	(7)	9+-----	MPU-A02		
MPU-A11	----+21	(19)	A10	A2	(6)	8+-----	MPU-A03		
K1x-P22	----+22	(20)		A3	(5)	7+-----	MPU-A04		
K1x-P23L	----+23	(21)		A4	(4)	6+-----	MPU-A05		
MPU-A10	----+24	(22)	A9	A5	(3)	5+-----	MPU-A06		
MPU-A09	----+25	(23)	A8	A6	(2)	4+-----	MPU-A07		
K1x-P26	----+26	(24)		A7	(1)	3+-----	MPU-A08		
K1x-P27L	----+27					2+-----	K1x-P2		
+5V	----+28	+5V				1+-----	K1x-P1		
+-----+-----+									

Note: The letter "x" reflects the number of the socket pair, and may have a value of 1, 2, 3, or 4.

Figure 3.14 shows the signal assignment on the jumper areas K11 - K14. On the local bus side, these signals are the address lines A12 - A15, the memory select signal MxS*, the output enable signal OE*, the upper byte and lower byte write pulses WRU* and WRL*, and the +5V power supply voltage. On the memory side, the socket pins 1, 2, 20, 22, 23U, 23L, 26, 27U, and 27L are fed to the jumper areas.

Figure 3.14: Jumper Areas K11 - K14

Pin Numbers:			Signals:		
21	20	19	A13	P23L	A12
18	17	16	P2	+5V	P20
15	14	13	A14	P1	MxS*
12	11	10	P26	A15	P22
9	8	7	+5V	P27L	OE*
6	5	4	P27L	WRL*	P23L
3	2	1	P27U	WRU*	P23U

After having selected the devices to be installed in a memory socket pair, the user has to configure the according jumper area. Table 3.9 and Table 3.10 list which signals must be connected on the jumper areas for RAMs and ROMs of different sizes.

Table 3.9: Signal Connections for RAM Devices









MEMORY TYPE	SIGNAL CONNECTIONS ON CONFIGURATION JUMPER AREA
2K x 8 RAM	MxS* to CS* of both RAMs, OE* to OE* of both RAMs, WRU* to WR* of upper RAM, WRL* to WR* of lower RAM
4K x 8 RAM	MxS* to CS* of both RAMs, OE* to OE* of both RAMs, WRU* to WR* of upper RAM, WRL* to WR* of lower RAM, A12 to A11 of both RAMs
8K x 8 RAM	MxS* to CS* of both RAMs, OE* to OE* of both RAMs, WRU* to WR* of upper RAM, WRL* to WR* of lower RAM, A12 to A11 of both RAMs, A13 to A12 of both RAMs
16K x 8 RAM	MxS* to CS* of both RAMs, OE* to OE* of both RAMs, WRU* to WR* of upper RAM, WRL* to WR* of lower RAM, A12 to A11 of both RAMs, A13 to A12 of both RAMs, A14 to A13 of both RAMs
32K x 8 RAM	MxS* to CS* of both RAMs, OE* to OE* of both RAMs, WRU* to WR* of upper RAM, WRL* to WR* of lower RAM, A12 to A11 of both RAMs, A13 to A12 of both RAMs, A14 to A13 of both RAMs, A15 to A14 of both RAMs

Table 3.10: Signal Connections for ROM Devices

MEMORY TYPE	SIGNAL CONNECTIONS ON CONFIGURATION JUMPER AREA	
2K x 8 ROM	MxS* to CS* of both ROMs,	OE* to OE* of both ROMs,
4K x 8 ROM	MxS* to CS* of both ROMs, A12 to All of both ROMs	OE* to OE* of both ROMs,
8K x 8 ROM	MxS* to CS* of both ROMs, A12 to All of both ROMs,	OE* to OE* of both ROMs, A13 to A12 of both ROMs
16K x 8 ROM	MxS* to CS* of both ROMs, A12 to All of both ROMs, A14 to A13 of both ROMs	OE* to OE* of both ROMs, A13 to A12 of both ROMs,
32K x 8 ROM	MxS* to CS* of both ROMs, A12 to All of both ROMs, A14 to A13 of both ROMs,	OE* to OE* of both ROMs, A13 to A12 of both ROMs, A15 to A14 of both ROMs

Table 3.11 lists several popular RAM and EPROM devices that may be installed in the local memory sockets. If any of these devices, or device types having identical pin-outs, are selected for use, the specified connections must be made on the according jumper areas. When devices with different pin-outs are installed, the user should refer to Tables 3.9 and 3.10 to determine the appropriate jumper configuration.

Table 3.11: Configurations for Popular Memories

K11, K12, K13, K14 CONNECTIONS		MEMORY DEVICE
1-2, 4-5, 7-10, 9-12, 13-16		2128 2K x 8 RAM 5128 2K x 8 RAM
1-4, 2-3, 5-6, 7-10, 9-12, 13-16, 18-21, 19-20		5188 8K x 8 RAM
1-4, 7-10, 9-12, 13-16, 17-20		2516 2K x 8 EPROM 2716 2K x 8 EPROM
1-4, 9-12, 10-13, 16-19, 17-20		2532 4K x 8 EPROM
1-4, 7-10, 9-12, 13-16, 19-20		2732 4K x 8 EPROM
1-4, 3-6, 7-10, 8-9, 13-16, 14-17, 18-21, 19-20		2764 8K x 8 EPROM
1-4, 3-6, 7-10, 8-9, 12-15, 13-16, 14-17, 18-21, 19-20		27128 16K x 8 EPROM
1-4, 3-6, 7-10, 8-11, 12-15, 13-16, 14-17, 18-21, 19-20		27256 32K x 8 EPROM

3.4.9. Local ROM Access Time

The jumper area K4 is used to select the number of wait cycles inserted by the MPU when accessing local ROM. K4 must be configured such that the timing of a read operation from local ROM meets the requirements of the slowest ROM device installed in the memory sockets. For each jumper position on K4, Table 3.12 lists the maximum output delay times of the ROM devices that can be tolerated for proper operation.

More detailed timing specifications of the local memory access are given in Paragraph 2.12.

Original configuration: 3 wait cycles inserted

Figure 3.15: Jumper Area K4

ROMDEL	8	7	0 W.C.
ROMDEL	6	5	1 W.C.
ROMDEL	4	3	2 W.C.
ROMDEL	2	1	3 W.C.

Table 3.12: Local ROM Access Time Selection

K4 CONNECTIONS	WAIT CYCLES	MAXIMUM ROM DELAY TIMES
1-2	3	Addr. Valid to Data Valid max. 665 ns OE* Low to Data Valid max. 600 ns CS* Low to Data Valid max. 530 ns
3-4	2	Addr. Valid to Data Valid max. 540 ns OE* Low to Data Valid max. 475 ns CS* Low to Data Valid max. 405 ns
5-6	1	Addr. Valid to Data Valid max. 415 ns OE* Low to Data Valid max. 350 ns CS* Low to Data Valid max. 280 ns
7-8	0	Addr. Valid to Data Valid max. 290 ns OE* Low to Data Valid max. 225 ns CS* Low to Data Valid max. 155 ns

3.4.10. Address Map Configuration

The original configuration of the MVME101 address map, as shipped from the factory, is shown in Table 2.5. If this map does not meet the requirements of the actual application, a new Address Decoder PROM must be programmed according to the demands. For a good comprehension of the following procedure, the user should be familiar with the functional description of the Address Decoder in Paragraph 2.7.

3.4.10.1. Local Memory Addresses

After the user has selected the RAM and ROM devices to be used for local memory, the addresses to be contained within each memory socket pair must be specified. To avoid address swapping, the base address of each memory pair must reside on the correct boundary. These boundaries are integer multiples of the memory pair size. Each memory pair occupies an address range of twice the size of a single device. Table 3.14 can assist in the selection of local memory base addresses for the various sizes of memory devices. The position of the local memories may be registered in the personal address map in Table 3.16.

3.4.10.2. Local I/O Addresses

The local I/O-devices occupy one 4K bytes segment in the address map. Any 4K boundary in Table 3.14 may be specified as the base address of the I/O-registers. After the user has selected this base address, he may obtain his personal I/O-register address map by using Table 3.17 and adding the chosen base address to the values listed in the ADDRESS column. The position of the local I/O-devices segment may be registered in the personal address map in Table 3.16.

3.4.10.3. VMEbus Short I/O Addresses

When I/O-modules using the address modifier code for Short I/O Address are installed in the system, an address field of 64K bytes must be reserved in the address map for accessing them. Such modules decode only the address lines A01 - A15 on the VMEbus, i.e. a 64K address range, when they are enabled by the address modifier lines. The user may specify any 64K boundary in Table 3.14 as the base address of these global I/O devices. Their addresses in the MVME101 memory map, as seen from the MPU, can then be calculated by adding the selected base address as an offset to their 16-bit addresses. The position of the Short I/O Address field may be registered in the personal address map in Table 3.16.

3.4.10.4. VMEbus Standard Addresses

All address segments in the Lo Block and in the Hi Block which are not selected as local memory, local I/O, or VMEbus short I/O addresses, should be specified as VMEbus Standard Addresses in the personal address map. By that, on-board and off-board address fields for RAM, ROM, and memory-mapped I/O-devices may be contiguously allocated.

3.4.10.5. Address Decoder PROM Programming

After the user has configured his personal address map, he must specify the contents of the Address Decoder PROM. This PROM is organized as 512 x 4 bits. The PROM locations 000 - 0FF represent the Lo Block, the locations 100 - 1FF represent the Hi Block of the address map. Each PROM location corresponds to one 4K bytes address segment.

For each of these 512 address segments, the Address Decoder PROM must be programmed to define which device is selected. These devices may be either local RAM or local ROM in one of the four memory socket pairs, or local I/O-devices, or VMEbus I/O modules responding to short I/O addresses, or VMEbus modules responding to standard addresses. The PROM defines the devices using the encoding scheme shown in Table 3.13.

To determine the data to be recorded in each PROM location, the user refers to his personal address map in Table 3.16 and specifies for each MPU address segment in Table 3.15 the device to be selected by entering the appropriate hexadecimal code number of Table 3.13.

The Address Decoder PROM may be a Signetics N82S130 or any electrically and physically compatible bipolar PROM. For proper operation, the maximum address access time of the used PROM must not exceed 50 ns, the maximum chip select access time must not exceed 30 ns.

Table 3.13: Address Decoder PROM Data Definition

PROM DATA	SELECTED DEVICES
0	Local RAM in socket pair 1
1	Local RAM in socket pair 2
2	Local RAM in socket pair 3
3	Invalid
4	Local ROM in socket pair 1
5	Local ROM in socket pair 2
6	Local ROM in socket pair 3
7	Local ROM in socket pair 4
8	Local I/O-devices
9	Invalid
A	Invalid
B	Invalid
C	Invalid
D	Invalid
E	VMEbus Short I/O Address
F	VMEbus Standard Address

Table 3.14: Address Boundaries

ADDRESS FIELD SIZE					BOUNDARY
				4K bytes	FxF000
			8K bytes	4K bytes	FxE000
				4K bytes	FxD000
		16K bytes	8K bytes	4K bytes	FxC000
				4K bytes	FxB000
			8K bytes	4K bytes	FxA000
				4K bytes	Fx9000
	32K bytes	16K bytes	8K bytes	4K bytes	Fx8000
				4K bytes	Fx7000
			8K bytes	4K bytes	Fx6000
				4K bytes	Fx5000
		16K bytes	8K bytes	4K bytes	Fx4000
				4K bytes	Fx3000
			8K bytes	4K bytes	Fx2000
				4K bytes	Fx1000
64K bytes	32K bytes	16K bytes	8K bytes	4K bytes	Fx0000
				4K bytes	0xF000
			8K bytes	4K bytes	0xE000
				4K bytes	0xD000
		16K bytes	8K bytes	4K bytes	0xC000
				4K bytes	0xB000
			8K bytes	4K bytes	0xA000
				4K bytes	0x9000
	32K bytes	16K bytes	8K bytes	4K bytes	0x8000
				4K bytes	0x7000
			8K bytes	4K bytes	0x6000
				4K bytes	0x5000
		16K bytes	8K bytes	4K bytes	0x4000
				4K bytes	0x3000
			8K bytes	4K bytes	0x2000
				4K bytes	0x1000
64K bytes	32K bytes	16K bytes	8K bytes	4K bytes	0x0000

Note: The letter "x" in the BOUNDARY column may have any hex value.

Table 3.15: Address Decoder PROM Specification

MPU ADDR	PROM A D	MPU ADDR	PROM A D	MPU ADDR	PROM A D	MPU ADDR	PROM A D
FFFxxx	1FF	FDFxxx	1DF	FBFxxx	1BF	F9Fxxx	19F
FFExxx	1FE	FDExxx	1DE	FBExxx	1BE	F9Exxx	19E
FFDxxx	1FD	FDDxxx	1DD	FBDxxx	1BD	F9Dxxx	19D
FFCxxx	1FC	FDCxxx	1DC	FBCxxx	1BC	F9Cxxx	19C
FFBxxx	1FB	FDBxxx	1DB	FBBxxx	1BB	F9Bxxx	19B
FFAxxx	1FA	FDAxxx	1DA	FBAxxx	1BA	F9Axxx	19A
FF9xxx	1F9	FD9xxx	1D9	FB9xxx	1B9	F99xxx	199
FF8xxx	1F8	FD8xxx	1D8	FB8xxx	1B8	F98xxx	198
FF7xxx	1F7	FD7xxx	1D7	FB7xxx	1B7	F97xxx	197
FF6xxx	1F6	FD6xxx	1D6	FB6xxx	1B6	F96xxx	196
FF5xxx	1F5	FD5xxx	1D5	FB5xxx	1B5	F95xxx	195
FF4xxx	1F4	FD4xxx	1D4	FB4xxx	1B4	F94xxx	194
FF3xxx	1F3	FD3xxx	1D3	FB3xxx	1B3	F93xxx	193
FF2xxx	1F2	FD2xxx	1D2	FB2xxx	1B2	F92xxx	192
FF1xxx	1F1	FD1xxx	1D1	FB1xxx	1B1	F91xxx	191
FF0xxx	1F0	FD0xxx	1D0	FB0xxx	1B0	F90xxx	190
FEFxxx	1EF	FCFxxx	1CF	FAFxxx	1AF	F8Fxxx	18F
FEExxx	1EE	FCExxx	1CE	FAExxx	1AE	F8Exxx	18E
FEDxxx	1ED	FCDxxx	1CD	FADxxx	1AD	F8Dxxx	18D
FECxxx	1EC	FCCxxx	1CC	FACxxx	1AC	F8Cxxx	18C
FEBxxx	1EB	FCBxxx	1CB	FABxxx	1AB	F8Bxxx	18B
FEAxxx	1EA	FCAXxx	1CA	FAAxxx	1AA	F8Axxx	18A
FE9xxx	1E9	FC9xxx	1C9	FA9xxx	1A9	F89xxx	189
FE8xxx	1E8	FC8xxx	1C8	FA8xxx	1A8	F88xxx	188
FE7xxx	1E7	FC7xxx	1C7	FA7xxx	1A7	F87xxx	187
FE6xxx	1E6	FC6xxx	1C6	FA6xxx	1A6	F86xxx	186
FE5xxx	1E5	FC5xxx	1C5	FA5xxx	1A5	F85xxx	185
FE4xxx	1E4	FC4xxx	1C4	FA4xxx	1A4	F84xxx	184
FE3xxx	1E3	FC3xxx	1C3	FA3xxx	1A3	F83xxx	183
FE2xxx	1E2	FC2xxx	1C2	FA2xxx	1A2	F82xxx	182
FE1xxx	1E1	FC1xxx	1C1	FA1xxx	1A1	F81xxx	181
FE0xxx	1E0	FC0xxx	1C0	FA0xxx	1A0	F80xxx	180

Note: The letter "x" in the MPU ADDR column represents any hex value.

Table 3.15: Address Decoder PROM Specification (cont'd)

MPU ADDR	PROM A D	MPU ADDR	PROM A D	MPU ADDR	PROM A D	MPU ADDR	PROM A D
F7Fxxx	17F	F5Fxxx	15F	F3Fxxx	13F	F1Fxxx	11F
F7Exxx	17E	F5Exxx	15E	F3Exxx	13E	F1Exxx	11E
F7Dxxx	17D	F5Dxxx	15D	F3Dxxx	13D	F1Dxxx	11D
F7Cxxx	17C	F5Cxxx	15C	F3Cxxx	13C	F1Cxxx	11C
F7Bxxx	17B	F5Bxxx	15B	F3Bxxx	13B	F1Bxxx	11B
F7Axxx	17A	F5Axxx	15A	F3Axxx	13A	F1Axxx	11A
F79xxx	179	F59xxx	159	F39xxx	139	F19xxx	119
F78xxx	178	F58xxx	158	F38xxx	138	F18xxx	118
F77xxx	177	F57xxx	157	F37xxx	137	F17xxx	117
F76xxx	176	F56xxx	156	F36xxx	136	F16xxx	116
F75xxx	175	F55xxx	155	F35xxx	135	F15xxx	115
F74xxx	174	F54xxx	154	F34xxx	134	F14xxx	114
F73xxx	173	F53xxx	153	F33xxx	133	F13xxx	113
F72xxx	172	F52xxx	152	F32xxx	132	F12xxx	112
F71xxx	171	F51xxx	151	F31xxx	131	F11xxx	111
F70xxx	170	F50xxx	150	F30xxx	130	F10xxx	110
F6Fxxx	16F	F4Fxxx	14F	F2Fxxx	12F	F0Fxxx	10F
F6Exxx	16E	F4Exxx	14E	F2Exxx	12E	F0Exxx	10E
F6Dxxx	16D	F4Dxxx	14D	F2Dxxx	12D	F0Dxxx	10D
F6Cxxx	16C	F4Cxxx	14C	F2Cxxx	12C	F0Cxxx	10C
F6Bxxx	16B	F4Bxxx	14B	F2Bxxx	12B	F0Bxxx	10B
F6Axxx	16A	F4Axxx	14A	F2Axxx	12A	F0Axxx	10A
F69xxx	169	F49xxx	149	F29xxx	129	F09xxx	109
F68xxx	168	F48xxx	148	F28xxx	128	F08xxx	108
F67xxx	167	F47xxx	147	F27xxx	127	F07xxx	107
F66xxx	166	F46xxx	146	F26xxx	126	F06xxx	106
F65xxx	165	F45xxx	145	F25xxx	125	F05xxx	105
F64xxx	164	F44xxx	144	F24xxx	124	F04xxx	104
F63xxx	163	F43xxx	143	F23xxx	123	F03xxx	103
F62xxx	162	F42xxx	142	F22xxx	122	F02xxx	102
F61xxx	161	F41xxx	141	F21xxx	121	F01xxx	101
F60xxx	160	F40xxx	140	F20xxx	120	F00xxx	100

Note: The letter "x" in the MPU ADDR column represents any hex value.

Table 3.15: Address Decoder PROM Specification (cont'd)

MPU ADDR	PROM A D	MPU ADDR	PROM A D	MPU ADDR	PROM A D	MPU ADDR	PROM A D
0FFxxx	0FF	0DFxxx	0DF	0BFxxx	0BF	09Fxxx	09F
0FExxx	0FE	0DExxx	0DE	0BExxx	0BE	09Exxx	09E
0FDxxx	0FD	0DDxxx	0DD	0BDxxx	0BD	09Dxxx	09D
0FCxxx	0FC	0DCxxx	0DC	0BCxxx	0BC	09Cxxx	09C
0FBxxx	0FB	0DBxxx	0DB	0BBxxx	0BB	09Bxxx	09B
0FAxxx	0FA	0DAxxx	0DA	0BAxxx	0BA	09Axxx	09A
0F9xxx	0F9	0D9xxx	0D9	0B9xxx	0B9	099xxx	099
0F8xxx	0F8	0D8xxx	0D8	0B8xxx	0B8	098xxx	098
0F7xxx	0F7	0D7xxx	0D7	0B7xxx	0B7	097xxx	097
0F6xxx	0F6	0D6xxx	0D6	0B6xxx	0B6	096xxx	096
0F5xxx	0F5	0D5xxx	0D5	0B5xxx	0B5	095xxx	095
0F4xxx	0F4	0D4xxx	0D4	0B4xxx	0B4	094xxx	094
0F3xxx	0F3	0D3xxx	0D3	0B3xxx	0B3	093xxx	093
0F2xxx	0F2	0D2xxx	0D2	0B2xxx	0B2	092xxx	092
0F1xxx	0F1	0D1xxx	0D1	0B1xxx	0B1	091xxx	091
0F0xxx	0F0	0D0xxx	0D0	0B0xxx	0B0	090xxx	090
0EFxxx	0EF	0CFxxx	0CF	0AFxxx	0AF	08Fxxx	08F
0EExxx	0EE	0CExxx	0CE	0AExxx	0AE	08Exxx	08E
0EDxxx	0ED	0CDxxx	0CD	0ADxxx	0AD	08Dxxx	08D
0ECxxx	0EC	0CCxxx	0CC	0ACxxx	0AC	08Cxxx	08C
0EBxxx	0EB	0CBxxx	0CB	0ABxxx	0AB	08Bxxx	08B
0EAxxx	0EA	0CAxxx	0CA	0Axxx	0AA	08Axxx	08A
0E9xxx	0E9	0C9xxx	0C9	0A9xxx	0A9	089xxx	089
0E8xxx	0E8	0C8xxx	0C8	0A8xxx	0A8	088xxx	088
0E7xxx	0E7	0C7xxx	0C7	0A7xxx	0A7	087xxx	087
0E6xxx	0E6	0C6xxx	0C6	0A6xxx	0A6	086xxx	086
0E5xxx	0E5	0C5xxx	0C5	0A5xxx	0A5	085xxx	085
0E4xxx	0E4	0C4xxx	0C4	0A4xxx	0A4	084xxx	084
0E3xxx	0E3	0C3xxx	0C3	0A3xxx	0A3	083xxx	083
0E2xxx	0E2	0C2xxx	0C2	0A2xxx	0A2	082xxx	082
0E1xxx	0E1	0C1xxx	0C1	0A1xxx	0A1	081xxx	081
0E0xxx	0E0	0C0xxx	0C0	0A0xxx	0A0	080xxx	080

Note: The letter "x" in the MPU ADDR column represents any hex value.

Table 3.15: Address Decoder PROM Specification (cont'd)

MPU ADDR	PROM A D	MPU ADDR	PROM A D	MPU ADDR	PROM A D	MPU ADDR	PROM A D
07Fxxx	07F	05Fxxx	05F	03Fxxx	03F	01Fxxx	01F
07Exxx	07E	05Exxx	05E	03Exxx	03E	01Exxx	01E
07Dxxx	07D	05Dxxx	05D	03Dxxx	03D	01Dxxx	01D
07Cxxx	07C	05Cxxx	05C	03Cxxx	03C	01Cxxx	01C
07Bxxx	07B	05Bxxx	05B	03Bxxx	03B	01Bxxx	01B
07Axxx	07A	05Axxx	05A	03Axxx	03A	01Axxx	01A
079xxx	079	059xxx	059	039xxx	039	019xxx	019
078xxx	078	058xxx	058	038xxx	038	018xxx	018
077xxx	077	057xxx	057	037xxx	037	017xxx	017
076xxx	076	056xxx	056	036xxx	036	016xxx	016
075xxx	075	055xxx	055	035xxx	035	015xxx	015
074xxx	074	054xxx	054	034xxx	034	014xxx	014
073xxx	073	053xxx	053	033xxx	033	013xxx	013
072xxx	072	052xxx	052	032xxx	032	012xxx	012
071xxx	071	051xxx	051	031xxx	031	011xxx	011
070xxx	070	050xxx	050	030xxx	030	010xxx	010
06Fxxx	06F	04Fxxx	04F	02Fxxx	02F	00Fxxx	00F
06Exxx	06E	04Exxx	04E	02Exxx	02E	00Exxx	00E
06Dxxx	06D	04Dxxx	04D	02Dxxx	02D	00Dxxx	00D
06Cxxx	06C	04Cxxx	04C	02Cxxx	02C	00Cxxx	00C
06Bxxx	06B	04Bxxx	04B	02Bxxx	02B	00Bxxx	00B
06Axxx	06A	04Axxx	04A	02Axxx	02A	00Axxx	00A
069xxx	069	049xxx	049	029xxx	029	009xxx	009
068xxx	068	048xxx	048	028xxx	028	008xxx	008
067xxx	067	047xxx	047	027xxx	027	007xxx	007
066xxx	066	046xxx	046	026xxx	026	006xxx	006
065xxx	065	045xxx	045	025xxx	025	005xxx	005
064xxx	064	044xxx	044	024xxx	024	004xxx	004
063xxx	063	043xxx	043	023xxx	023	003xxx	003
062xxx	062	042xxx	042	022xxx	022	002xxx	002
061xxx	061	041xxx	041	021xxx	021	001xxx	001
060xxx	060	040xxx	040	020xxx	020	000xxx	000

Note: The letter "x" in the MPU ADDR column represents any hex value.

Table 3.16: Personal Address Map

ADDRESS	CONTENTS	REGISTER	SELECTED DEVICES
FFFFFF		Module Control Register	MCR ..0F1 t/w
:			
F.....		Module Status Register	MCR ..0F1 t/w
:			
F.....		LSB buffer register	..0DF read
:		Time #3 latches	..0DF write
F.....		Time #3 counter	..0DU read
:			
F.....		LSB buffer register	..0DB read
:		Time #2 latches	..0DB write
F.....		Time #2 counter	..0DB read
:			
F.....		LSB buffer register	..0D7 read
:		Time #1 latches	..0D7 write
F.....		Time #1 counter	..0D7 read
:			
F.....		status register	..0D3 read
:		control register #2	..0D3 write
F.....		no operation	..0D1 read
:			
F.....		CR0 = 0: control register #3	..0D1 write
:			
F00000		Section B control register	..0D7 t/w
:			
EFFFFFF		CRB = 0: Section B data direction	..0D5 t/w
:		Section A control register	..0D5 t/w
:	VMEbus Standard Addresses	CRB = 0: Section B data direction	..0D5 t/w
:		Section A control register	..0D5 t/w
:		CRB = 0: Section B data direction	..0D5 t/w
:		Section A control register	..0D5 t/w
100000			
:			
OFFFFF		mode register #1 / mode register #2	..0B7 t/w
:		status register	..0B7 read
0.....		SYN1 register / SYN2 register / DIB register	..0B3 write
:		fragment holding register	..0B1 write
0.....			
:		command register	..0A7 t/w
0.....		status register	..0A3 read
:		SYN1 register / SYN2 register / DIB register	..0A3 write
0.....		receive holding register	..0A1 read
:			
0.....			
:			
0.....			
:			
000400			
:			
0003FF			
:	MPU Exception Vectors		
000000			

Table 3.17: Personal I/O-Register Address Map

DEVICE	ADDRESS	MODE	REGISTER
MCR	...0F1	r/w	Module Control Register
MSR	...0E1	r/w	Module Status Register
PTM	...0DF	read	LSB buffer register
	...0DF	write	Timer #3 latches
	...0DD	read	Timer #3 counter
	...0DD	write	MSB buffer register
	...0DB	read	LSB buffer register
	...0DB	write	Timer #2 latches
	...0D9	read	Timer #2 counter
	...0D9	write	MSB buffer register
	...0D7	read	LSB buffer register
	...0D7	write	Timer #1 latches
	...0D5	read	Timer #1 counter
	...0D5	write	MSB buffer register
	...0D3	read	status register
	...0D3	write	control register #2
	...0D1	read	no operation
...0D1	write	CR20 = 1: control register #1	
...0D1	write	CR20 = 0: control register #3	
PIA	...0C7	r/w	Section B control register
	...0C5	r/w	CRB-2 = 1: Section B peripheral register
	...0C5	r/w	CRB-2 = 0: Section B data direction register
	...0C3	r/w	Section A control register
	...0C1	r/w	CRA-2 = 1: Section A peripheral register
	...0C1	r/w	CRA-2 = 0: Section A data direction register
PCI2	...0B7	r/w	command register
	...0B5	r/w	mode register #1 / mode register #2
	...0B3	read	status register
	...0B3	write	SYN1 register / SYN2 register / DLE register
	...0B1	read	receive holding register
	...0B1	write	transmit holding register
PCI1	...0A7	r/w	command register
	...0A5	r/w	mode register #1 / mode register #2
	...0A3	read	status register
	...0A3	write	SYN1 register / SYN2 register / DLE register
	...0A1	read	receive holding register
	...0A1	write	transmit holding register

3.5. SOFTWARE INITIALIZATION

In the reset routine, the user has to provide routines for initializing the Serial Communication Interfaces, the Peripheral Interface Adapter, the Programmable Timer Module and the Module Control Register of the MVME101 monoboard computer.

3.5.1. Serial Communication Interface Initialization

Prior to transmitting data via the serial ports, the user has to program the MC68661 devices by initializing their mode and command registers and, for synchronous operation, their SYN1, SYN2 and DLE registers. The Motorola MC68661 EPCI Data Sheet in Appendix B provides detailed programming instructions. The original addresses of the EPCI registers are listed in Table 2.6.

3.5.2. Peripheral Interface Adapter Initialization

The direction of the peripheral input/output lines and the function of the peripheral control lines at the connector P2 are controlled by the data direction and control registers of the MC6821 device. The Motorola MC6821 PIA Data Sheet in Appendix C provides detailed programming instructions. The original addresses of the PIA registers are listed in Table 2.6.

3.5.3. Programmable Timer Module Initialization

The initialization of the MC6840 Programmable Timer Module is described in the Motorola MC6840 PTM Data Sheet in Appendix D. The original addresses of the PTM registers are listed in Table 2.6.

3.5.4. Module Control Register Initialization

The Module Control Register controls the hexadecimal status display, the bus block transfer request, and the time out counters. Paragraph 2.6 gives a detailed description of the MCR functions. The device is originally located at address FE00F1.

3.6. INSTALLATION

The MVME101 may be used either as the system controller module in a VMEbus system (System Controller Configuration), or as an MPU module on a selectable priority in a multiprocessor VMEbus system (Standard Configuration), or as an isolated monoboard system that resides only physically on the VMEbus backplane (Isolated Configuration). The hardware preparation for these different modes of operation is described in Paragraph 3.4.

In the Isolated Configuration, the MVME101 module may also be used as a monoboard computer system without a VMEbus backplane. In this case, the power supply voltages must be connected to the respective terminals of P1 by a female DIN 41612 C 96 connector. The location of the power supply inputs at P1 is outlined in Table 2.9.

PRIOR TO INSERTING OR REMOVING THE MVME101 MODULE, ENSURE THAT SYSTEM POWER IS SWITCHED OFF, AS COMPONENTS COULD BE DAMAGED.

At the connector P2 the peripheral input/output signals of the PIA and the PTM are available. Note that these lines are not buffered and do not have any overvoltage protection. Therefore the characteristics of the signals applied at P2 must meet the specifications of the MC6821 and MC6840 devices. In addition to the I/O signals, the +5V power voltage is available at P2 and may be used to supply interface buffers. As the maximum +5V input current at P1 is limited to 1.5 Ampere per terminal by the DIN 41612 connector specifications, the maximum +5V output current at P2 must not exceed 4.5 Amperes minus the MVME101 supply current.

MAINTENANCE INFORMATION

4.1. INTRODUCTION

This chapter provides the parts list, the assembly drawing, and the schematic diagrams for the MVME101 monoboard computer.

4.2. PARTS LIST

Table 4.1 reflects the latest issue of hardware for the MVME101 at the time of printing. The parts locations are shown in Figure 4.1.

Table 4.1: MVME101 Parts List

QU	DESIGNATION	PART NUMBER	DESCRIPTION
2	C1,C2	23-G9618M05	100 uF / 10 V Electrolytic Capacitor
2	C3,C4	23-G9618M03	22 uF / 35 V Electrolytic Capacitor
4	C34-C37	21NW9604A58	330 pF / 50 V Ceramic Capacitor
37	C5-C33, C38-C45	21NW9702A09	0.1 uF / 50 V Ceramic Capacitor
1	CR	48NW9616A03	1N4148 Rectifier
2	K9,K10	28NW9802D58	Header Single Row / 1 x 6 Pins
1	K16	28NW9802F52	Header Single Row / 1 x 14 Pins
2	K2,K4	28NW9802C43	Header Double Row / 2 x 4 Pins
1	K3	28NW9802C52	Header Double Row / 2 x 5 Pins
1	K6	28NW9802C63	Header Double Row / 2 x 6 Pins
1	K5	28NW9802C36	Header Double Row / 2 x 7 Pins
3	K1,K7,K15	28-G9802M01	Header Double Row / 2 x 8 Pins
4	K11-K14	28NW9802C36 +28NW9802F51	Header Triple Row / 3 x 7 Pins (2 x 7 Pins + 1 x 7 Pins)
1	P1	28-G9802M03	DIN 41612 C 96 Male Connector
1	P2	28-G9802M04	DIN 41612 C 64 Male Connector
2	P3,P4	28-G9802M05	Sub-D 25-pole Female Connector
1	R1	06SW-124A17	47 ohm / 0.25 W Carbon Resistor

Table 4.1: MVME101 Parts List (cont'd)

QU	DESIGNATION	PART NUMBER	DESCRIPTION
2	R4,R5	06SW-124A41	470 ohm / 0.25 W Carbon Resistor
2	R2,R3	06SW-124A43	560 ohm / 0.25 W Carbon Resistor
1	RP4	51NW9626A69	7 x 1.0 kohm SIL Resistor Network
1	RP7	51NW9626A47	7 x 4.7 kohm SIL Resistor Network
5	RP1-RP3, RP5,RP6	51NW9626A49	7 x 10 kohm SIL Resistor Network
2	SW1,SW2	40NW9801B27	Momentary Action Pushbutton Switch
1	at SW1	38NW9404A56	Switch Cap Black
1	at SW2	38NW9404B96	Switch Cap Red
1	U19	48NW9606A33	K1114A 16.000 MHz Crystal Osc.
1	U51	48AW1014B06	K1114A 5.0688 MHz Crystal Osc.
1	U36	51-G5017M01	BAR101B Bus Arbiter/Requester
1	U49	51-G5008M01	MAD101 Address Decoder PROM
1	U48	51NW9615G97	MC68000L8 Microprocessor
2	U52,U60	51NW9615H19	MC68661PC Progr. Comm. Interface
1	U57	51NW9615B27	MC6821P Periph. Interf. Adapter
1	U65	51NW9615D81	MC6840P Programmable Timer Module
2	U50,U59	51NW9615B29	MC1488P Quad RS232 Driver
1	U58	51NW9615B30	MC1489AP Quad RS232 Receiver
1	U12	01NW9804B83	PE21198 Delay Module 50 ns
1	U7	01NW9804B35	PE21199 Delay Module 100 ns
1	U5	01NW9804C33	PE21264 Delay Module 3 x 40 ns
1	U24	51NW9615E91	SN74LS00N Quad 2-NAND Gate
2	U45,U46	51NW9615C22	SN74LS08N Quad 2-AND Gate
1	U29	51NW9615H53	SN74LS09N Quad 2-AND Gate OC
1	U26	51NW9615E88	SN74LS10N Triple 3-NAND Gate
1	U4	51NW9615E93	SN74LS14N Hex Schmitt-Trigger Inv.

Table 4.1: MVME101 Parts List (cont'd)

QU	DESIGNATION	PART NUMBER	DESCRIPTION
3	U18,U27,U30	51NW9615C24	SN74LS32N Quad 2-OR Gate
1	U39	51NW9615C69	SN74LS138N 3-Bit Binary Decoder
1	U44	51NW9615G10	SN74LS148N 8-Bit Priority Encoder
1	U47	51NW9615E86	SN74LS151N 8-Input Multiplexer
2	U2,U23	51NW9615F41	SN74LS164N 8-Bit Shift Register
3	U8,U32,U33	51NW9615F02	SN74LS244N Octal Bus Driver TS
1	U43	51NW9615F09	SN74LS266N Quad 2-EXNOR Gate OC
2	U34,U35	51NW9615F52	SN74LS273N 8-Bit D-Register
2	U25,U31	51NW9615F38	SN74LS393N Dual 4-Bit Bin.Counter
1	U20	51NW9615H83	SN74LS641-1N Octal Bus Transc. OC
5	U9,U10,U22, U37,U38	51NW9615H89	SN74LS645-1N Octal Bus Transc. TS
3	U13,U28,U40	51NW9615C94	SN74S00N Quad 2-NAND Gate
1	U16	51NW9615D32	SN74S02N Quad 2-NOR Gate
1	U14	51NW9615C96	SN74S04N Hex Inverter
1	U17	51NW9615E27	SN74S10N Triple 3-NAND Gate
1	U15	51NW9615D90	SN74S11N Triple 3-AND Gate
1	U42	51NW9615F15	SN74S15N Triple 3-AND Gate OC
1	U6	51NW9615D27	SN74S32N Quad 2-OR Gate
1	U1	51NW9615C95	SN74S74N Dual D-Flip-Flop
1	U41	51NW9615K80	SN74S139N Dual 2-bit Binary Dec.
1	U3	51NW9615J11	SN74S140N Dual 4-NAND Driver
1	U21	51NW9615F65	SN74S241N Octal Bus Driver TS
1	U11	72NW9624A03	TIL311 Hexadecimal LED Display
1	at U48	09NW9811A30	64-Pin DIL IC Socket
1	at U57	09NW9811A22	40-Pin DIL IC Socket
11	at U52-U56, U60-U65	09NW9811A21	28-Pin DIL IC Socket

Table 4.1: MVME101 Parts List : (cont'd)


QU	DESIGNATION	PART NUMBER	DESCRIPTION
1	at U49	09NW9811A04	16-Pin DIL IC Socket
1	at U11	09-G9811M01	14-Pin DIL Display Socket
1	at U19,U51	09NW9811A46	4-Pin Oscillator Socket
7	at P1,P2, Front Panel	03SW993D210	DIN 84 M 2.5 x 10 Flat Head Srew
4	at P3,P4	03SW993D310	DIN 84 M 3 X 10 Flat Head Screw
7	at P1,P2, Front Panel	02SW990D001	DIN 934 M 2.5 Hexagonal Nut
4	at P3,P4	02SW990D002	DIN 934 M 3 Hexagonal Nut
1		84-G8012M01	MVME101 Printed Circuit Board
1		64-G4073M01	MVME101 Front Panel
80		29NW9805B17	Jumper

4.3. ASSEMBLY DRAWING, SCHEMATIC DIAGRAMS

The Assembly Drawing in Figure 4.1 shows all part locations on the MVME101 monoboard computer.

The Figures 4.2 to 4.12 show the schematic diagram sheets 1/11 to 11/11.

Figure 4.1: Assembly Drawing




REVISION		DATE	BY	DESCRIPTION

THIS DOCUMENT CONTAINS INFORMATION OF A CONFIDENTIAL NATURE AND IS TO BE KEPT SECRET. IT IS TO BE DESTROYED OR RECLASSIFIED AS UNCLASSIFIED AT THE DISCRETION OF THE MOTOROLA CORPORATION.	DATE: _____ DRAWN BY: _____ CHECKED BY: _____ APPROVED BY: _____ TITLE: _____ DEPARTMENT: _____ ADDRESS: _____ CITY: _____ STATE: _____ COUNTRY: _____
--	---

MOTOROLA MICROSYSTEMS Integrated Circuits Division 1300 WEST PARKWAY FORT MYERS, FLORIDA 33901 U.S.A.	DRAWING NO. 01AG3012M
--	-----------------------

Figure 4.2: Schematic Diagram Sheet 1/11




MVM101
SCHEMATIC DIAGRAM
MICROPROCESSING UNIT

MOTOROLA microsystems
 Motorola Circuits Division
 1300 WEST 60TH STREET, CHICAGO, ILLINOIS 60629, U.S.A.

63AG3012M

1711

Figure 4.3: Schematic Diagram Sheet 2/11



REV	DATE	BY	DESCRIPTION
1			

MVM101
SCHMATIC DIAGRAM
CLOCK, RESET, TIMEOUT,
DTACK


MOTOROLA microsystems
 Integrated Circuits Division

1400 WEST 14TH STREET, PHOENIX, ARIZONA 85016, U.S.A.

63AG3012M


2/11

Figure 4.4: Schematic Diagram Sheet 3/11




MVM101 SCHEMATIC DIAGRAM INTERRUPT HANDLER	
MOTOROLA microsystems Integrated Circuits Division 3400 SOUTH STATE STREET, MESA, ARIZONA 85205, U.S.A.	
PART NO. 63AG3012M DATE 1983	REV. 10
THIS DOCUMENT CONTAINS THE SCHEMATIC DIAGRAM OF THE MVM101 IC. IT IS THE PROPERTY OF MOTOROLA AND IS TO BE USED ONLY FOR THE PURPOSES SPECIFIED HEREIN. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF MOTOROLA, INC.	DRAWN BY: [] CHECKED BY: [] APPROVED BY: [] DATE: []

Figure 4.5: Schematic Diagram Sheet 4/11




MVM101 MVM101 (1) MOTOROLA, INC. INTEGRATED CIRCUITS DIVISION 1300 SOUTH STATE STREET, CHICAGO, ILLINOIS 60606, U.S.A.		DATE: 1984-01-11 DRAWN BY: J. J. JONES CHECKED BY: J. J. JONES APPROVED BY: J. J. JONES PART NUMBER: 63AG3012M QUANTITY: 1000
DESCRIPTION ADDRESS DECODER		PART NUMBER: 63AG3012M QUANTITY: 1000
REVISIONS 1.00 1984-01-11 J. J. JONES 1.01 1984-01-11 J. J. JONES 1.02 1984-01-11 J. J. JONES 1.03 1984-01-11 J. J. JONES 1.04 1984-01-11 J. J. JONES 1.05 1984-01-11 J. J. JONES 1.06 1984-01-11 J. J. JONES 1.07 1984-01-11 J. J. JONES 1.08 1984-01-11 J. J. JONES 1.09 1984-01-11 J. J. JONES 1.10 1984-01-11 J. J. JONES		PART NUMBER: 63AG3012M QUANTITY: 1000

Figure 4.6: Schematic Diagram Sheet 5/11



TITLE PROJECT: MVM 101 DRAWN BY: [Blank] CHECKED BY: [Blank] DATE: [Blank]		MVM101 Integrated Circuits Division Motorola, Inc. 1300 North Western Avenue Schaumburg, Illinois 60196 U.S.A.	
PART NO. 63AG3012M	QUANTITY 1000	DATE 1978	DRAWN NO. 511

Figure 4.7: Schematic Diagram Sheet 6/11




REVISION	DATE	APPD	DESCRIPTION

MOTOROLA MICROSYSTEMS Integrated Circuits Division 63AG3012M	
MOTOROLA 63AG3012M	MOTOROLA 63AG3012M
MOTOROLA 63AG3012M	MOTOROLA 63AG3012M
MOTOROLA 63AG3012M	MOTOROLA 63AG3012M

Figure 4.8: Schematic Diagram Sheet 7/11

REVISION	DATE	APP'D	DESCRIPTION




MVME101
SCHEMATIC DIAGRAM
TIMER MODULE
PARALLEL INTERFACE

INTEGRATED CIRCUITS DIVISION
PHOENIX, ARIZONA, U.S.A.

68AG3012M

7/11

Figure 4.9: Schematic Diagram Sheet 8/11



REV	REVISION	DATE	APP	DESCRIPTION

SYMBOL	DESCRIPTION	VALUE	UNIT

SYMBOL	DESCRIPTION	VALUE	UNIT

SYMBOL	DESCRIPTION	VALUE	UNIT

SYMBOL	DESCRIPTION	VALUE	UNIT

MYME101
SCHEMATIC DIAGRAM
SERIAL COMMUNICATION
INTERFACES


MOTOROLA microsystems
 Integrated Circuits Division
 3500 NORTH FIRST STREET, PHOENIX, ARIZONA 85018, U.S.A.

DATE: 1984-05-15
 DRAWN BY: J. J. HARRIS
 CHECKED BY: J. J. HARRIS
 APPROVED BY: J. J. HARRIS
 SCALE: 1:1

FIGURE NO: 4-9
 SHEET NO: 8
 TOTAL SHEETS: 11


63AG3012M
 8/11

Figure 4.10: Schematic Diagram Sheet 9/11




MVM101		SCHEMATIC DIAGRAM	
VMEBUS ARBITER,		REQUESTER, INTERFACE	
MOTOROLA microsystems Integrated Circuits Division 1305 NORTH BIRNEY STREET FORT MONROE, VIRGINIA 22031 U.S.A.			
DESIGN NO.	63AG3012M	DATE	9/11
REV.		BY	
APP.		CHECKED	
DATE		DATE	
REVISION		DESCRIPTION	

Figure 4.11: Schematic Diagram Sheet 10/11



TITLE: MVME101-10/11 MVME101 SCHEMATIC DIAGRAM VMEBUS INTERFACE			
MOTOROLA microsystems Integrated Circuits Division 1501 NORTH WILSON ROAD CHICAGO, ILLINOIS 60648			
DESIGNER:	DATE:	BY:	CHECKED:
DATE:	BY:	DATE:	BY:
SCALE:			
3-HOLE DEC. = 1 3-HOLE DEC. = 2 3-HOLE DEC. = 3 3-HOLE DEC. = 4 3-HOLE DEC. = 5			
10/11 10/11			

Figure 4.12: Schematic Diagram Sheet 11/11



MVME101 Schematic Diagram Power Supply		MOTOROLA microsystems Integrated Circuits Division 1300 NORTH STATE STREET, FORT MONROE, VIRGINIA 22031 U.S.A.	
TITLE: MVME101-11-11 DATE: 11/11/81 AUTHOR: [blank] CHECKED: [blank] APPROVED: [blank]	PART NO.: 63AG3012M QUANTITY: 1000 UNIT: [blank] SCALE: [blank]	DRAWING NO.: [blank] SHEET NO.: 11/11 TOTAL SHEETS: [blank]	DATE: [blank] BY: [blank]

A P P E N D I X A

MC68000 16-BIT MICROPROCESSING UNIT



MOTOROLA

SEMICONDUCTORS

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721

Advance Information

16-BIT MICROPROCESSING UNIT


Advances in semiconductor technology have provided the capability to place on a single silicon chip a microprocessor at least an order of magnitude higher in performance and circuit complexity than has been previously available. The MC68000 is the first of a family of such VLSI microprocessors from Motorola. It combines state-of-the-art technology and advanced circuit design techniques with computer sciences to achieve an architecturally advanced 16-bit microprocessor.

The resources available to the MC68000 user consist of the following:

- 32-Bit Data and Address Registers
- 16 Megabyte Direct Addressing Range
- 56 Powerful Instruction Types
- Operations on Five Main Data Types
- Memory Mapped I/O
- 14 Addressing Modes

As shown in the programming model, the MC68000 offers seventeen 32-bit registers in addition to the 32-bit program counter and a 16-bit status register. The first eight registers (D0-D7) are used as data registers for byte (8-bit), word (16-bit), and long word (32-bit) data operations. The second set of seven registers (A0-A6) and the system stack pointer may be used as software stack pointers and base address registers. In addition, these registers may be used for word and long word address operations. All seventeen registers may be used as index registers.

PROGRAMMING MODEL



MC68000L4

(4 MHz)

MC68000L6

(6 MHz)

MC68000L8

(8 MHz)


MC68000L10

(10 MHz)

HMOS

(HIGH-DENSITY, N-CHANNEL,
SILICON-GATE DEPLETION LOAD)

16-BIT MICROPROCESSOR



L SUFFIX
CERAMIC PACKAGE
CASE 746

PIN ASSIGNMENT

D4	1	64	D5
D3	2	63	D6
D2	3	62	D7
D1	4	61	D8
D0	5	60	D9
AS	6	59	D10
UDS	7	58	D11
LDS	8	57	D12
R/W	9	56	D13
DTACK	10	55	D14
BG	11	54	D15
BGACK	12	53	GND
BR	13	52	A23
VCC	14	51	A22
CLK	15	50	A21
GND	16	49	VCC
HALT	17	48	A20
RESET	18	47	A19
VMA	19	46	A18
E	20	45	A17
VPA	21	44	A16
BERR	22	43	A15
IPL2	23	42	A14
IPL1	24	41	A13
IPL0	25	40	A12
FC2	26	39	A11
FC1	27	38	A10
FC0	28	37	A9
A1	29	36	A8
A2	30	35	A7
A3	31	34	A6
A4	32	33	A5

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.3 to +7.0	V
Input Voltage	V _{in}	-0.3 to +7.0	V
Operating Temperature Range	T _A	0 to 70	°C
Storage Temperature	T _{stg}	-55 to 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{CC}).

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance Ceramic Package	θ _{JA}	30	°C/W

POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA}) \tag{1}$$

Where:

T_A = Ambient Temperature, °C

θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, °C/W

P_D = P_{INT} + P_{I/O}

P_{INT} = I_{CC} × V_{CC}, Watts — Chip Internal Power

P_{I/O} = Power Dissipation on Input and Output Pins — User Determined

For most applications P_{I/O} ≪ P_{INT} and can be neglected.

An approximate relationship between P_D and T_J (if P_{I/O} is neglected) is:

$$P_D = K + (T_J + 273^\circ\text{C}) \tag{2}$$

Solving equations 1 and 2 for K gives:

$$K = P_D \cdot (T_A + 273^\circ\text{C}) + \theta_{JA} \cdot P_D^2 \tag{3}$$

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A. Using this value of K the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A.

DC ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 Vdc ± 5%, V_{SS} = 0 Vdc; T_A = 0°C to 70°C. See Figures 1, 2, and 3)

Characteristic	Symbol	Min	Max	Unit
Input High Voltage	V _{IH}	2.0	V _{CC}	V
Input Low Voltage	V _{IL}	V _{SS} - 0.3	0.8	V
Input Leakage Current @ 5.25 V BERR, BGACK, BR, DTACK, CLK, I _{PL0} -I _{PL2} , VPA HALT, RESET	I _{in}	-	2.5 20	μA
Three-State (Off State) Input Current @ 2.4 V/0.4 V AS, A1-A23, D0-D15 FC0-FC2, LDS, R/W, UDS, VMA	I _{TSI}	-	20	μA
Output High Voltage (I _{OH} = -400 μA) E* AS, A1-A23, BG, D0-D15 FC0-FC2, LDS, R/W, UDS, VMA	V _{OH}	V _{CC} - 0.75 2.4	-	V
Output Low Voltage (I _{OL} = 1.6 mA) (I _{OL} = 3.2 mA) (I _{OL} = 35.0 mA) (I _{OL} = 5.3 mA) HALT A1-A23, BG, FC0-FC2 RESET E, AS, D0-D15, LDS, R/W UDS, VMA	V _{OL}	-	0.5 0.5 0.5 0.5	V
Power Dissipation (Clock Frequency = 8 MHz)	P _D	-	1.5	W
Capacitance (V _{in} = 0 V, T _A = 25°C; Frequency = 1 MHz)	C _{in}	-	10.0	pF

* With external pullup resistor of 470 Ω



FIGURE 1 — RESET TEST LOAD




FIGURE 2 — HALT TEST LOAD






FIGURE 3 — TEST LOADS



CLOCK TIMING (See Figure 4)

Characteristic	Symbol	4 MHz MC68000L4		6 MHz MC68000L6		8 MHz MC68000L8		10 MHz MC68000L10		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Frequency of Operation	F	2.0	4.0	2.0	6.0	2.0	8.0	2.0	10.0	MHz
Cycle Time	t_{cyc}	250	500	167	500	125	500	100	500	ns
Clock Pulse Width	t_{CL}	115	250	75	250	55	250	45	250	ns
	t_{CH}	115	250	75	250	55	250	45	250	ns
Rise and Fall Times	t_{Cr}	—	10	—	10	—	10	—	10	ns
	t_{Cf}	—	10	—	10	—	10	—	10	ns

FIGURE 4 — INPUT CLOCK WAVEFORM



AC ELECTRICAL SPECIFICATIONS ($V_{CC}=5.0\text{ Vdc} \pm 5\%$, $V_{SS}=0\text{ Vdc}$; $T_A=0^\circ\text{C}$ to 70°C , See Figures 5 and 6)

Number	Characteristic	Symbol	4 MHz MC68000L4		6 MHz MC68000L6		8 MHz MC68000L8		10 MHz MC68000L10		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
1	Clock Period	t_{cyc}	250	500	167	500	125	500	100	500	ns
2	Clock Width Low	t_{CL}	115	250	75	250	55	250	45	250	ns
3	Clock Width High	t_{CH}	115	250	75	250	55	250	45	250	ns
4	Clock Fall Time	t_{Cf}	—	10	—	10	—	10	—	10	ns
5	Clock Rise Time	t_{Cr}	—	10	—	10	—	10	—	10	ns
6	Clock Low to Address	t_{CLAV}	—	90	—	80	—	70	—	55	ns
6A	Clock High to FC Valid	t_{CHFCV}	—	90	—	80	—	70	—	60	ns
7	Clock High to Address Data High Impedance (Maximum)	t_{CHAZx}	—	120	—	100	—	80	—	70	ns
8	Clock High to Address/FC Invalid (Minimum)	t_{CHAZn}	0	—	0	—	0	—	0	—	ns
9 ¹	Clock High to \overline{AS} , \overline{DS} Low (Maximum)	t_{CHSLx}	—	80	—	70	—	60	—	55	ns
10	Clock High to \overline{AS} , \overline{DS} Low (Minimum)	t_{CHSLn}	0	—	0	—	0	—	0	—	ns
11 ²	Address to \overline{AS} , \overline{DS} (Read) Low/ \overline{AS} Write	t_{AVSL}	55	—	35	—	30	—	20	—	ns
11A ²	FC Valid to \overline{AS} , \overline{DS} , (Read) Low/ \overline{AS} Write	t_{FCVSL}	80	—	70	—	60	—	50	—	ns
12 ¹	Clock Low to \overline{AS} , \overline{DS} High	t_{CLSH}	—	90	—	80	—	70	—	55	ns
13 ²	\overline{AS} , \overline{DS} High to Address/FC Invalid	t_{SHAZ}	60	—	40	—	30	—	20	—	ns
14 ^{2, 5}	\overline{AS} , \overline{DS} Width Low (Read)/ \overline{AS} Write	t_{SL}	535	—	337	—	240	—	195	—	ns
14A ²	\overline{DS} Width Low (Write)	—	285	—	170	—	115	—	95	—	ns
15 ²	\overline{AS} , \overline{DS} Width High	t_{SH}	285	—	180	—	150	—	105	—	ns
16	Clock High to \overline{AS} , \overline{DS} High Impedance	t_{CHSZ}	—	120	—	100	—	80	—	70	ns
17 ²	\overline{AS} , \overline{DS} High to R/W High	t_{SHRH}	60	—	50	—	40	—	20	—	ns
18 ¹	Clock High to R/W High (Maximum)	t_{CHRHx}	—	90	—	80	—	70	—	60	ns
19	Clock High to R/W High (Minimum)	t_{CHRHn}	0	—	0	—	0	—	0	—	ns
20 ¹	Clock High to R/W Low	t_{CHRL}	—	90	—	80	—	70	—	60	ns
21 ²	Address Valid to R/W Low	t_{AVRL}	45	—	25	—	20	—	0	—	ns
21A ²	FC Valid to R/W Low	t_{FCVRL}	80	—	70	—	60	—	50	—	ns
22 ²	R/W Low to \overline{DS} Low (Write)	t_{RLSL}	200	—	140	—	80	—	50	—	ns
23	Clock Low to Data Out Valid	t_{CLDO}	—	90	—	80	—	70	—	55	ns
25 ²	\overline{DS} High to Data Out Invalid	t_{SHDO}	60	—	40	—	30	—	20	—	ns
26 ²	Data Out Valid to \overline{DS} Low (Write)	t_{DOSL}	55	—	35	—	30	—	20	—	ns
27 ⁶	Data In to Clock Low (Setup Time)	t_{DIDL}	30	—	25	—	15	—	15	—	ns
28 ²	\overline{AS} , \overline{DS} High to \overline{DTACK} High	t_{SHDAH}	0	240	0	160	0	120	0	90	ns
29	\overline{DS} High to Data Invalid (Hold Time)	t_{SHDI}	0	—	0	—	0	—	0	—	ns
30	\overline{AS} , \overline{DS} High to \overline{BERR} High	t_{SHBEH}	0	—	0	—	0	—	0	—	ns
31 ^{2, 6}	\overline{DTACK} Low to Data In (Setup Time)	t_{DALDI}	—	180	—	120	—	90	—	65	ns
32	HALT and RESET Input Transition Time	t_{RHrf}	0	200	0	200	0	200	0	200	ns
33	Clock High to \overline{BG} Low	t_{CHGL}	—	90	—	80	—	70	—	60	ns
34	Clock High to \overline{BG} High	t_{CHGH}	—	90	—	80	—	70	—	60	ns
35	\overline{BR} Low to \overline{BG} Low	t_{BRLGL}	1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.0	Clk. Per.
36	\overline{BR} High to \overline{BG} High	t_{BRHGH}	1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.0	Clk. Per.
37	\overline{BGACK} Low to \overline{BG} High	t_{GALGH}	1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.0	Clk. Per.
38	\overline{BG} Low to Bus High Impedance (With \overline{AS} High)	t_{GLZ}	—	120	—	100	—	80	—	70	ns
39	\overline{BG} Width High	t_{GH}	1.5	—	1.5	—	1.5	—	1.5	—	Clk. Per.
46	\overline{BGACK} Width	t_{BGL}	1.5	—	1.5	—	1.5	—	1.5	—	Clk. Per.
47 ⁶	Asynchronous Input Setup Time	t_{ASI}	30	—	25	—	20	—	20	—	ns
48	\overline{BERR} Low to \overline{DTACK} Low (Note 3)	t_{BELDAL}	50	—	50	—	50	—	50	—	ns
53	Data Hold from Clock High	t_{CHDO}	0	—	0	—	0	—	0	—	ns
55	R/W to Data Bus Impedance Change	t_{RLDO}	55	—	35	—	30	—	20	—	ns
56	Halt/RESET Pulse Width (Note 4)	t_{HRPW}	10	—	10	—	10	—	10	—	Clk. Per.


NOTES:

1. For a loading capacitance of less than or equal to 500 picofarads, subtract 5 nanoseconds from the values given in these columns.
2. Actual value depends on clock period.
3. If #47 is satisfied for both \overline{DTACK} and \overline{BERR} , #48 may be 0 ns.
4. After V_{CC} has been applied for 100 ms.
5. For T6E, BF4, and R9M mask sets #14 and #14A are one clock period less than the given number.
6. If the asynchronous setup time (#47) requirements are satisfied, the \overline{DTACK} low-to-data setup time (#31) requirement can be ignored. The data must only satisfy the data-in to clock-low setup time (#27) for the following cycle.



MOTOROLA Semiconductor Products Inc.

FIGURE 5 — READ CYCLE TIMING




NOTES:

1. Setup time for the asynchronous inputs \overline{BGACK} , $\overline{IPL0-IPL2}$, and $\overline{VP\overline{A}}$ guarantees their recognition at the next falling edge of the clock.
2. \overline{BR} need fall at this time only in order to insure being recognized at the end of this bus cycle.
3. Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.



FIGURE 6 — WRITE CYCLE TIMING



NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.




AC ELECTRICAL SPECIFICATIONS — BUS ARBITRATION ($V_{CC}=5.0\text{ Vdc} \pm 5\%$, $V_{SS}=0\text{ Vdc}$; $T_A=0^\circ\text{C}$ to 70°C , See Figure 7)

Number	Characteristic	Symbol	4 MHz MC68000L4		6 MHz MC68000L6		8 MHz MC68000L8		10 MHz MC68000L10		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
33	Clock High to \overline{BG} Low	t_{CHGL}	—	90	—	80	—	70	—	60	ns
34	Clock High to \overline{BG} High	t_{CHGH}	—	90	—	80	—	70	—	60	ns
35	\overline{BR} Low to \overline{BG} Low	t_{BRLGL}	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	Clk. Per.
36	\overline{BR} High to \overline{BG} High	t_{BRHGH}	1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.0	Clk. Per.
37	\overline{BGACK} Low to \overline{BG} High	t_{GALGH}	1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.0	Clk. Per.
38	\overline{BG} Low to Bus High Impedance (with \overline{AS} High)	t_{GLZ}	—	120	—	100	—	80	—	70	ns
39	\overline{BG} Width High	t_{GH}	1.5	—	1.5	—	1.5	—	1.5	—	Clk. Per.
46	\overline{BGACK} Width	t_{BGL}	1.5	—	1.5	—	1.5	—	1.5	—	Clk. Per.

FIGURE 7 — AC ELECTRICAL WAVEFORMS — BUS ARBITRATION

These waveforms should only be referenced in regard to the edge-to-edge measurement of the timing specifications. They are not intended as a functional description of the input and output signals. Refer to other functional descriptions and their related diagrams for device operation.



NOTES:

1. Setup time for the asynchronous inputs \overline{BERR} , \overline{BGACK} , \overline{BR} , \overline{DTACK} , $\overline{IPL0}$ - $\overline{IPL2}$, and \overline{VPA} guarantees their recognition at the next falling edge of the clock.
2. Waveform measurements for all inputs and outputs are specified at: logic high = 2.0 volts, logic low = 0.8 volts.




SIGNAL DESCRIPTION

The following paragraphs contain a brief description of the input and output signals. A discussion of bus operation during the various machine cycles and operations is also given.

SIGNAL DESCRIPTION

The input and output signals can be functionally organized into the groups shown in Figure 8. The following paragraphs provide a brief description of the signals and also a reference (if applicable) to other paragraphs that contain more detail about the function being performed.

FIGURE 8 — INPUT AND OUTPUT SIGNALS



ADDRESS BUS (A1 THROUGH A23). This 23-bit, unidirectional, three-state bus is capable of addressing 8 megawords of data. It provides the address for bus operation during all cycles except interrupt cycles. During interrupt cycles, address lines A1, A2, and A3 provide information about what level interrupt is being serviced while address lines A4 through A23 are all set to a logic high.

DATA BUS (D0 THROUGH D15). This 16-bit, bidirectional, three-state bus is the general purpose data path. It can transfer and accept data in either word or byte length. During an interrupt acknowledge cycle, an external device supplies the vector number on data lines D0-D7.

ASYNCHRONOUS BUS CONTROL. Asynchronous data transfers are handled using the following control signals: address strobe, read/write, upper and lower data strobes, and data transfer acknowledge. These signals are explained in the following paragraphs.

Address Strobe (\overline{AS}). This signal indicates that there is a valid address on the address bus.

Read/Write (R/\overline{W}). This signal defines the data bus transfer as a read or write cycle. The R/\overline{W} signal also works in conjunction with the upper and lower data strobes as explained in the following paragraph.

Upper And Lower Data Strobes (\overline{UDS} , \overline{LDS}). These signals control the data on the data bus, as shown in Table 1. When the R/\overline{W} line is high, the processor will read from the data bus as indicated. When the R/\overline{W} line is low, the processor will write to the data bus as shown.

TABLE 1 — DATA STROBE CONTROL OF DATA BUS

UDS	LDS	R/W	D8-D15	D0-D7
High	High	—	No valid data	No valid data
Low	Low	High	Valid data bits 8-15	Valid data bits 0-7
High	Low	High	No valid data	Valid data bits 0-7
Low	High	High	Valid data bits 8-15	No valid data
Low	Low	Low	Valid data bits 8-15	Valid data bits 0-7
High	Low	Low	Valid data bits 0-7*	Valid data bits 0-7
Low	High	Low	Valid data bits 8-15	Valid data bits 8-15*

*These conditions are a result of current implementation and may not appear on future devices.

Data Transfer Acknowledge (\overline{DTACK}). This input indicates that the data transfer is completed. When the processor recognizes \overline{DTACK} during a read cycle, data is latched and the bus cycle terminated. When \overline{DTACK} is recognized during a write cycle, the bus cycle is terminated. An active transition of data transfer acknowledge, \overline{DTACK} , indicates the termination of a data transfer on the bus.

If the system must run at a maximum rate determined by RAM access times, the relationship between the times at which \overline{DTACK} and DATA are sampled are important.

All control and data lines are sampled during the MC68000's clock high time. The clock is internally buffered, which results in some slight differences in the sampling and recognition of various signals. MC68000 mask sets prior to CC1 (R9M and T6E), allowed \overline{DTACK} to be recognized as early as S2 (bus state 2), and all devices allow BERR or \overline{DTACK} to be recognized in S4, S6, etc., which terminates the cycle. The \overline{DTACK} signal, like other control signals, is internally synchronized to allow for valid operation in an asynchronous system. If the required setup time (#47) is met during S4, \overline{DTACK} will be recognized during S5 and S6, and data will be captured during S6. The data must meet the required setup time (#27).

If an asynchronous control signal does not meet the required setup time, it is possible that it may not be recognized during that cycle. Because of this, asynchronous systems must not allow \overline{DTACK} to precede data by more than parameter #31.

Asserting \overline{DTACK} (or BERR) on the rising edge of a clock (such as S4) after the assertion of address strobe will allow a MC68000 system to run at its maximum bus rate. If setup times #27 and #47 are guaranteed, #31 may be ignored.



BUS ARBITRATION CONTROL. These three signals form a bus arbitration circuit to determine which device will be the bus master device.

Bus Request (\overline{BR}). This input is wire ORed with all other devices that could be bus masters. This input indicates to the processor that some other device desires to become the bus master.

Bus Grant (\overline{BG}). This output indicates to all other potential bus master devices that the processor will release bus control at the end of the current bus cycle.

Bus Grant Acknowledge (\overline{BGACK}). This input indicates that some other device has become the bus master. This signal cannot be asserted until the following four conditions are met:

1. a Bus Grant has been received
2. Address Strobe is inactive which indicates that the microprocessor is not using the bus
3. Data Transfer Acknowledge is inactive which indicates that neither memory nor peripherals are using the bus
4. Bus Grant Acknowledge is inactive which indicates that no other device is still claiming bus mastership.

INTERRUPT CONTROL ($\overline{IPL0}$, $\overline{IPL1}$, $\overline{IPL2}$). These input pins indicate the encoded priority level of the device requesting an interrupt. Level seven is the highest priority while level zero indicates that no interrupts are requested. The least significant bit is given in $\overline{IPL0}$ and the most significant bit is contained in $\overline{IPL2}$.

SYSTEM CONTROL. The system control inputs are used to either reset or halt the processor and to indicate to the processor that bus errors have occurred. The three system control inputs are explained in the following paragraphs.

Bus Error (\overline{BERR}). This input informs the processor that there is a problem with the cycle currently being executed. Problems may be a result of:

1. nonresponding devices
2. interrupt vector number acquisition failure
3. illegal access request as determined by a memory management unit
4. other application dependent errors.

The bus error signal interacts with the halt signal to determine if exception processing should be performed or the current bus cycle should be retried.

Refer to **BUS ERROR AND HALT OPERATION** paragraph for additional information about the interaction of the bus error and halt signals.

Reset (\overline{RESET}). This bidirectional signal line acts to reset (initiate a system initialization sequence) the processor in response to an external reset signal. An internally generated reset (result of a \overline{RESET} instruction) causes all external devices to be reset and the internal state of the processor is not affected. A total system reset (processor and external devices) is the result of external \overline{HALT} and \overline{RESET} signals applied at the same time. Refer to **RESET OPERATION** paragraph for additional information about reset operation.

Halt (\overline{HALT}). When this bidirectional line is driven by an external device, it will cause the processor to stop at the completion of the current bus cycle. When the processor has been halted using this input, all control signals are inactive and all three-state lines are put in their high-impedance state. Refer to **BUS ERROR AND HALT OPERATION** paragraph for additional information about the interaction between the halt and bus error signals.

When the processor has stopped executing instructions, such as in a double bus fault condition, the halt line is driven by the processor to indicate to external devices that the processor has stopped.

M6800 PERIPHERAL CONTROL. These control signals are used to allow the interfacing of synchronous M6800 peripheral devices with the asynchronous MC68000. These signals are explained in the following paragraphs.

Enable (E). This signal is the standard enable signal common to all M6800 type peripheral devices. The period for this output is ten MC68000 clock periods (six clocks low; four clocks high).

Valid Peripheral Address (\overline{VPA}). This input indicates that the device or region addressed is a M6800 family device and that data transfer should be synchronized with the enable (E) signal. This input also indicates that the processor should use automatic vectoring for an interrupt. Refer to **INTERFACE WITH M6800 PERIPHERALS**.

Valid Memory Address (\overline{VMA}). This output is used to indicate to M6800 peripheral devices that there is a valid address on the address bus and the processor is synchronized to enable. This signal only responds to a valid peripheral address (\overline{VPA}) input which indicates that the peripheral is a M6800 family device.

PROCESSOR STATUS (FC0, FC1, FC2). These function code outputs indicate the state (user or supervisor) and the cycle type currently being executed, as shown in Table 2. The information indicated by the function code outputs is valid whenever address strobe (\overline{AS}) is active.

TABLE 2 — FUNCTION CODE OUTPUTS

FC2	FC1	FC0	Cycle Type
Low	Low	Low	(Undefined, Reserved)
Low	Low	High	User Data
Low	High	Low	User Program
Low	High	High	(Undefined, Reserved)
High	Low	Low	(Undefined, Reserved)
High	Low	High	Supervisor Data
High	High	Low	Supervisor Program
High	High	High	Interrupt Acknowledge

CLOCK (CLK). The clock input is a TTL-compatible signal that is internally buffered for development of the internal clocks needed by the processor. The clock input shall be a constant frequency.

SIGNAL SUMMARY. Table 3 is a summary of all the signals discussed in the previous paragraphs.



TABLE 3 — SIGNAL SUMMARY

Signal Name	Mnemonic	Input/Output	Active State	Three State
Address Bus	A1-A23	output	high	yes
Data Bus	D0-D15	input/output	high	yes
Address Strobe	\overline{AS}	output	low	yes
Read/Write	R/ \overline{W}	output	read-high write-low	yes
Upper and Lower Data Strobes	\overline{UDS} , \overline{LDS}	output	low	yes
Data Transfer Acknowledge	\overline{DTACK}	input	low	no
Bus Request	\overline{BR}	input	low	no
Bus Grant	\overline{BG}	output	low	no
Bus Grant Acknowledge	\overline{BGACK}	input	low	no
Interrupt Priority Level	IPL0, IPL1, IPL2	input	low	no
Bus Error	\overline{BERR}	input	low	no
Reset	\overline{RESET}	input/output	low	no*
Halt	\overline{HALT}	input/output	low	no*
Enable	E	output	high	no
Valid Memory Address	\overline{VMA}	output	low	yes
Valid Peripheral Address	\overline{VPA}	input	low	no
Function Code Output	FC0, FC1, FC2	output	high	yes
Clock	CLK	input	high	no
Power Input	V _{CC}	input	—	—
Ground	GND	input	—	—

*open drain

REGISTER DESCRIPTION AND DATA ORGANIZATION

The following paragraphs describe the registers and data organization of the MC68000.

OPERAND SIZE

Operand sizes are defined as follows: a byte equals 8 bits, a word equals 16 bits, and a long word equals 32 bits. The operand size for each instruction is either explicitly encoded in the instruction or implicitly defined by the instruction operation. All explicit instructions support byte, word or long word operands. Implicit instructions support some subset of all three sizes.

DATA ORGANIZATION IN REGISTERS

The eight data registers support data operands of 1, 8, 16, or 32 bits. The seven address registers together with the active stack pointer support address operands of 32 bits.

DATA REGISTERS. Each data register is 32 bits wide. Byte operands occupy the low order 8 bits, word operands the low order 16 bits, and long word operands the entire 32 bits. The least significant bit is addressed as bit zero; the most significant bit is addressed as bit 31.

When a data register is used as either a source or destination operand, only the appropriate low-order portion is changed; the remaining high-order portion is neither used nor changed.


ADDRESS REGISTERS. Each address register and the stack pointer is 32 bits wide and holds a full 32 bit address.

Address registers do not support byte sized operands. Therefore, when an address register is used as a source operand, either the low order word or the entire long word operand is used depending upon the operation size. When an address register is used as the destination operand, the entire register is affected regardless of the operation size. If the operation size is word, any other operands are sign extended to 32 bits before the operation is performed.

STATUS REGISTER

The status register contains the interrupt mask (eight levels available) as well as the condition codes; extend (X), negative (N), zero (Z), overflow (V), and carry (C). Additional status bits indicate that the processor is in a trace (T) mode and/or in a supervisor (S) state.

STATUS REGISTER



DATA ORGANIZATION IN MEMORY

Bytes are individually addressable with the high order byte having an even address the same as the word, as shown in Figure 9. The low order byte has an odd address that is one count higher than the word address. Instructions and multibyte data are accessed only on word (even byte) boundaries. If a long word datum is located at address n (n even), then the second word of that datum is located at address n + 2.

The data types supported by the MC68000 are: bit data, integer data of 8, 16, or 32 bits, 32-bit addresses and binary coded decimal data. Each of these data types is put in memory, as shown in Figure 10.

BUS OPERATION

The following paragraphs explain control signal and bus operation during data transfer operations, bus arbitration, bus error and halt conditions, and reset operation.

DATA TRANSFER OPERATIONS. Transfer of data between devices involves the following leads:

- Address Bus A1 through A23
- Data Bus D0 through D15
- Control Signals

The address and data buses are separate parallel buses used to transfer data using an asynchronous bus structure. In all cycles, the bus master assumes responsibility for deskewing all signals it issues at both the start and end of a cycle. In addition, the bus master is responsible for deskewing the acknowledge and data signals from the slave device.

The following paragraphs explain the read, write, and read-modify-write cycles. The indivisible read-modify-write cycle is the method used by the MC68000 for interlocked multiprocessor communications.

NOTE

The terms **assertion** and **negation** will be used extensively. This is done to avoid confusion when dealing with a mixture of "active-low" and "active-high" signals. The term **assert** or **assertion** is used to indicate that a signal is active or true independent of whether that voltage is low or high. The term **negate** or **negation** is used to indicate that a signal is inactive or false.

Read Cycle. During a read cycle, the processor receives data from memory or a peripheral device. The processor reads bytes of data in all cases. If the instruction specifies a word (or double word) operation, the processor reads both bytes. When the instruction specifies byte operation, the processor uses an internal A0 bit to determine which byte to read and then issues the data strobe required for that byte. For byte operations, when the A0 bit equals zero, the upper data strobe is issued. When the A0 bit equals one, the lower data strobe is issued. When the data is received, the processor correctly positions it internally.

A word read cycle flow chart is given in Figure 11. A byte read cycle flow chart is given in Figure 12. Read cycle timing is given in Figure 13. Figure 14 details word and byte read cycle operations.

FIGURE 9 — WORD ORGANIZATION IN MEMORY






FIGURE 10 — DATA ORGANIZATION IN MEMORY


Bit Data
1 Byte = 8 Bits




Integer Data
1 Byte = 8 Bits




1 Word = 16 Bits



1 Long Word = 32 Bits




Addresses
1 Address = 32 Bits



MSB = Most Significant Bit
LSB = Least Significant Bit

Decimal Data
2 Binary Coded Decimal Digits = 1 Byte



MSD = Most Significant Digit
LSD = Least Significant Digit



FIGURE 11 — WORD READ CYCLE FLOW CHART




FIGURE 12 — BYTE READ CYCLE FLOW CHART




FIGURE 13 — READ AND WRITE CYCLE TIMING DIAGRAM





FIGURE 14 — WORD AND BYTE READ CYCLE TIMING DIAGRAM



Write Cycle. During a write cycle, the processor sends data to memory or a peripheral device. The processor writes bytes of data in all cases. If the instruction specifies a word operation, the processor writes both bytes. When the instruction specifies a byte operation, the processor uses an internal A0 bit to determine which byte to write and then issues the data strobe required for that byte. For byte operations, when the A0 bit equals zero, the upper data strobe is issued. When the A0 bit equals one, the lower data strobe is issued. A word write cycle flow chart is given in Figure 15. A byte write cycle flow chart is given in Figure 16. Write cycle timing is given in Figure 13. Figure 17 details word and byte write cycle operation.

Read-Modify-Write Cycle. The read-modify-write cycle performs a read, modifies the data in the arithmetic-logic unit, and writes the data back to the same address. In the MC68000 this cycle is indivisible in that the address strobe is asserted throughout the entire cycle. The test and set (TAS) instruction uses this cycle to provide meaningful communication between processors in a multiple processor environment. This instruction is the only instruction that uses the read-modify-write cycles and since the test and set instruction only operates on bytes, all read-modify-write cycles are byte operations. A read-modify-write cycle flow chart is given in Figure 18 and a timing diagram is given in Figure 19.

BUS ARBITRATION. Bus arbitration is a technique used by master-type devices to request, be granted, and acknowledge bus mastership. In its simplest form, it consists of:

1. Asserting a bus mastership request.
2. Receiving a grant that the bus is available at the end of the current cycle.
3. Acknowledging that mastership has been assumed.

Figure 20 is a flow chart showing the detail involved in a request from a single device. Figure 21 is a timing diagram for the same operations. This technique allows processing of bus requests during data transfer cycles.

The timing diagram shows that the bus request is negated at the time that an acknowledge is asserted. This type of operation would be true for a system consisting of the processor and one device capable of bus mastership. In systems having a number of devices capable of bus mastership, the bus request line from each device is wire ORed to the processor. In this system, it is easy to see that there could be more than one bus request being made. The timing diagram shows that the bus grant signal is negated a few clock cycles after the transition of the acknowledge (BGACK) signal.

However, if the bus requests are still pending, the processor will assert another bus grant within a few clock cycles after it was negated. This additional assertion of bus grant allows external arbitration circuitry to select the next bus master before the current bus master has completed its requirements. The following paragraphs provide additional information about the three steps in the arbitration process.



FIGURE 15 — WORD WRITE CYCLE FLOW CHART




FIGURE 16 — BYTE WRITE CYCLE FLOW CHART




FIGURE 17 — WORD AND BYTE WRITE CYCLE TIMING DIAGRAM



*Internal Signal Only

←--- Word Write ---→ ←--- Odd Byte Write ---→ ←--- Even Byte Write ---→



FIGURE 18 — READ-MODIFY-WRITE CYCLE FLOW CHART




FIGURE 19 — READ-MODIFY-WRITE CYCLE TIMING DIAGRAM





FIGURE 20 — BUS ARBITRATION CYCLE FLOW CHART



Requesting the Bus. External devices capable of becoming bus masters request the bus by asserting the bus request (\overline{BR}) signal. This is a wire ORed signal (although it need not be constructed from open collector devices) that indicates to the processor that some external device requires control of the external bus. The processor is effectively at a lower bus priority level than the external device and will relinquish the bus after it has completed the last bus cycle it has started.


When no acknowledge is received before the bus request signal goes inactive, the processor will continue processing when it detects that the bus request is inactive. This allows ordinary processing to continue if the arbitration circuitry responded to noise inadvertently.

Receiving the Bus Grant. The processor asserts bus grant (\overline{BG}) as soon as possible. Normally this is immediately after internal synchronization. The only exception to this occurs when the processor has made an internal decision to execute the next bus cycle but has not progressed far enough into the cycle to have asserted the address strobe (\overline{AS}) signal. In this case, bus grant will not be asserted until one clock after address strobe is asserted to indicate to external devices that a bus cycle is being executed.

The bus grant signal may be routed through a daisy-chained network or through a specific priority-encoded network. The processor is not affected by the external method of arbitration as long as the protocol is obeyed.

Acknowledgement of Mastership. Upon receiving a bus grant, the requesting device waits until address strobe, data transfer acknowledge, and bus grant acknowledge are negated before issuing its own \overline{BGACK} . The negation of the address strobe indicates that the previous master has completed its cycle, the negation of bus grant acknowledge indicates that the previous master has released the bus. (While address strobe is asserted no device is allowed to "break into" a cycle.) The negation of data transfer acknowledge indicates the previous slave has terminated its connection to the previous master. Note that in some applications data transfer acknowledge might not enter into this function. General purpose devices would then be connected such that

FIGURE 21 — BUS ARBITRATION CYCLE TIMING DIAGRAM




they were only dependent on address strobe. When bus grant acknowledge is issued the device is bus master until it negates bus grant acknowledge. Bus grant acknowledge should not be negated until after the bus cycle(s) is (are) completed. Bus mastership is terminated at the negation of bus grant acknowledge.

The bus request from the granted device should be dropped after bus grant acknowledge is asserted. If a bus request is still pending, another bus grant will be asserted within a few clocks of the negation of bus grant. Refer to Bus Arbitration Control section. Note that the processor does not perform any external bus cycles before it re-asserts bus grant.

BUS ARBITRATION CONTROL. The bus arbitration control unit in the MC68000 is implemented with a finite state machine. A state diagram of this machine is shown in Figure 22. All asynchronous signals to the MC68000 are synchronized before being used internally. This synchronization is accomplished in a maximum of one cycle of the system clock, assuming that the asynchronous input setup time (#47) has

FIGURE 22 — STATE DIAGRAM OF MC68000 BUS ARBITRATION UNIT



R = Bus Request Internal
 A = Bus Grant Acknowledge Internal
 G = Bus Grant
 T = Three-State Control to Bus Control Logic
 X = Don't Care

* State machine will not change state if bus is in S0. Refer to BUS ARBITRATION CONTROL for additional information.

been met (see Figure 23). The input signal is sampled on the falling edge of the clock and is valid internally after the next falling edge.

As shown in Figure 22, input signals labeled R and A are internally synchronized on the bus request and bus grant acknowledge pins respectively. The bus grant output is labeled G and the internal three-state control signal T. If T is true, the address, data, and control buses are placed in a high-impedance state when \overline{AS} is negated. All signals are shown in positive logic (active high) regardless of their true active voltage level.


State changes (valid outputs) occur on the next rising edge after the internal signal is valid.

A timing diagram of the bus arbitration sequence during a processor bus cycle is shown in Figure 24. The bus arbitration sequence while the bus is inactive (i.e., executing internal operations such as a multiply instruction) is shown in Figure 25.

If a bus request is made at a time when the MPU has already begun a bus cycle but \overline{AS} has not been asserted (bus state S0), \overline{BG} will not be asserted on the next rising edge. Instead, \overline{BG} will be delayed until the second rising edge following its internal assertion. This sequence is shown in Figure 26.

BUS ERROR AND HALT OPERATION. In a bus architecture that requires a handshake from an external device, the possibility exists that the handshake might not occur. Since different systems will require a different maximum response time, a bus error input is provided. External circuitry must be used to determine the duration between address strobe and data transfer acknowledge before issuing a bus error signal. When a bus error signal is received, the processor has two options: initiate a bus error exception sequence or try running the bus cycle again.

FIGURE 23 — TIMING RELATIONSHIP OF EXTERNAL ASYNCHRONOUS INPUTS TO INTERNAL SIGNALS



* This delay time is equal to parameter #33, t_{CHGL} .



FIGURE 24 — BUS ARBITRATION DURING PROCESSOR BUS CYCLE




FIGURE 25 — BUS ARBITRATION WITH BUS INACTIVE




FIGURE 26 — BUS ARBITRATION DURING PROCESSOR BUS CYCLE SPECIAL CASE




FIGURE 26 — BUS ARBITRATION WITH BUS INACTIVE

Exception Sequence. When the bus error signal is asserted, the current bus cycle is terminated. If \overline{BERR} is asserted before the falling edge of S4, \overline{AS} will be negated in S7 in either a read or write cycle. As long as \overline{BERR} remains asserted, the data and address buses will be in the high-impedance state. When \overline{BERR} is negated, the processor will begin stacking for exception processing. Figure 27 is a timing diagram for the exception sequence. The sequence is composed of the following elements.

1. Stacking the program counter and status register
2. Stacking the error information
3. Reading the bus error vector table entry
4. Executing the bus error handler routine

The stacking of the program counter and the status register is the same as if an interrupt had occurred. Several additional items are stacked when a bus error occurs. These items are used to determine the nature of the error and correct it, if possible. The bus error vector is vector number two located at address \$000008. The processor loads the new program counter from this location. A software bus error handler routine is then executed by the processor. Refer to **EXCEPTION PROCESSING** for additional information.



Re-Running the Bus Cycle. When, during a bus cycle, the processor receives a bus error signal and the halt pin is being driven by an external device, the processor enters the re-run sequence. Figure 28 is a timing diagram for re-running the bus cycle.

The processor terminates the bus cycle, then puts the address and data output lines in the high-impedance state. The processor remains "halted," and will not run another bus cycle until the halt signal is removed by external logic. Then the processor will re-run the previous bus cycle using

the same address, the same function codes, the same data (for a write operation), and the same controls. The bus error signal should be removed at least one clock cycle before the halt signal is removed.

NOTE

The processor will not re-run a read-modify-write cycle. This restriction is made to guarantee that the entire cycle runs correctly and that the write operation of a Test-and-Set operation is performed without ever releasing \overline{AS} . If BERR and \overline{HALT} are asserted during a read-modify-write bus cycle, a bus error operation results.

FIGURE 27 — BUS ERROR TIMING DIAGRAM





FIGURE 28 — RE-RUN BUS CYCLE TIMING INFORMATION



The processor terminates the bus cycle, then puts the address, data and function code output lines in the high-impedance state. The processor remains "halted," and will not run another bus cycle until the halt signal is removed by external logic. Then the processor will re-run the previous bus cycle using the same address, the same function codes, the same data (for a write operation), and the same controls. The bus error signal should be removed before the halt signal is removed.

Halt Operation with No Bus Error. The halt input signal to the MC68000 performs a Halt/Run/Single-Step function in a similar fashion to the M6800 halt function. The halt and run modes are somewhat self explanatory in that when the halt signal is constantly active the processor "halts" (does nothing) and when the halt signal is constantly inactive the processor "runs" (does something).

The single-step mode is derived from correctly timed transitions on the halt signal input. It forces the processor to execute a single bus cycle by entering the "run" mode until the processor starts a bus cycle then changing to the "halt" mode. Thus, the single-step mode allows the user to proceed through (and therefore debug) processor operations one bus cycle at a time.

Figure 29 details the timing required for correct single-step operations. Some care must be exercised to avoid harmful interactions between the bus error signal and the halt pin when using the single cycle mode as a debugging tool. This is also true of interactions between the halt and reset lines since these can reset the machine.

When the processor completes a bus cycle after recognizing that the halt signal is active, most three-state signals are put in the high-impedance state. These include:

1. address lines
2. data lines

This is required for correct performance of the re-run bus cycle operation.

While the processor is honoring the halt request, bus arbitration performs as usual. That is, halting has no effect on bus arbitration. It is the bus arbitration function that removes the control signals from the bus.


The halt function and the hardware trace capability allow the hardware debugger to trace single bus cycles or single instructions at a time. These processor capabilities, along with a software debugging package, give total debugging flexibility.

Double Bus Faults. When a bus error exception occurs, the processor will attempt to stack several words containing information about the state of the machine. If a bus error exception occurs during the stacking operation, there have been two bus errors in a row. This is commonly referred to as a double bus fault. When a double bus fault occurs, the processor will halt. Once a bus error exception has occurred, any bus error exception occurring before the execution of the next instruction constitutes a double bus fault.

Note that a bus cycle which is re-run does not constitute a bus error exception, and does not contribute to a double bus fault. Note also that this means that as long as the external hardware requests it, the processor will continue to re-run the same bus cycle.

The bus error pin also has an effect on processor operation after the processor receives an external reset input. The processor reads the vector table after a reset to determine the address to start program execution. If a bus error occurs while reading the vector table (or at any time before the first instruction is executed), the processor reacts as if a double bus fault has occurred and it halts. Only an external reset will start a halted processor.

FIGURE 29 — HALT SIGNAL TIMING CHARACTERISTICS



THE RELATIONSHIP OF \overline{DTACK} , \overline{BERR} , AND \overline{HALT}

In order to properly control termination of a bus cycle for a re-run or a bus error condition, \overline{DTACK} , \overline{BERR} , and \overline{HALT} should be asserted and negated on the rising edge of the MC68000 clock. This will assure that when two signals are asserted simultaneously, the required setup time (#47) for both of them will be met during the same bus state.

This, or some equivalent precaution, should be designed external to the MC68000. Parameter #48 is intended to ensure this operation in a totally asynchronous system, and may be ignored if the above conditions are met.

The preferred bus cycle terminations may be summarized as follows (case numbers refer to Table 4):

Normal Termination: \overline{DTACK} occurs first (case 1).

Halt Termination: \overline{HALT} is asserted at same time, or precedes \overline{DTACK} (no \overline{BERR}) cases 2 and 3.

Bus Error Termination: \overline{BERR} is asserted in lieu of, at same time, or preceding \overline{DTACK} (case 4); \overline{BERR} negated at same time, or after \overline{DTACK} .

Re-Run Termination: \overline{HALT} and \overline{BERR} asserted at the same time, or before \overline{DTACK} (cases 6 and 7); \overline{HALT} must be negated at least 1 cycle after \overline{BERR} . (Case 5 indicates \overline{BERR}

may precede \overline{HALT} on all except R9M and T6E <early mask sets> which allows fully asynchronous assertion).

Table 4 details the resulting bus cycle termination under various combinations of control signal sequences. The negation of these same control signals under several conditions is shown in Table 5 (\overline{DTACK} is assumed to be negated normally in all cases; for best results, both \overline{DTACK} and \overline{BERR} should be negated when address strobe is negated.)

Example A: A system uses a watch-dog timer to terminate accesses to un-populated address space. The timer asserts \overline{DTACK} and \overline{BERR} simultaneously after time-out. (case 4)

Example B: A system uses error detection on RAM contents. Designer may (a) delay \overline{DTACK} until data verified, and return \overline{BERR} and \overline{HALT} simultaneously to re-run error cycle (case 6), or if valid, return \overline{DTACK} ; (b) delay \overline{DTACK} until data verified, and return \overline{BERR} at same time as \overline{DTACK} if data in error (case 4); (c) return \overline{DTACK} prior to data verification, as described in previous section. If data invalid, \overline{BERR} is asserted (case 1) in next cycle. Error-handling software must know how to recover error cycle.

TABLE 4 — \overline{DTACK} , \overline{BERR} , \overline{HALT} ASSERTION RESULTS

Case No.	Control Signal	Asserted on Rising Edge of State		Result
		N	N+2	
1	\overline{DTACK} \overline{BERR} \overline{HALT}	A NA NA	S X X	Normal cycle terminate and continue.
2	\overline{DTACK} \overline{BERR} \overline{HALT}	A NA A	S X S	Normal cycle terminate and halt. Continue when \overline{HALT} removed.
3	\overline{DTACK} \overline{BERR} \overline{HALT}	NA NA A	A A S	Normal cycle terminate and halt. Continue when \overline{HALT} removed.
4	\overline{DTACK} \overline{BERR} \overline{HALT}	X A NA	X S NA	Terminate and take bus error trap.
5	\overline{DTACK} \overline{BERR} \overline{HALT}	NA A NA	X S A	R9M, T6E, BF4: Unpredictable results, no re-run, no error trap; usually traps to vector number 0. All others: terminate and re-run.
6	\overline{DTACK} \overline{BERR} \overline{HALT}	X A A	X S S	Terminate and re-run.
7	\overline{DTACK} \overline{BERR} \overline{HALT}	NA NA A	X A S	Terminate and re-run when \overline{HALT} removed.

Legend:

N — the number of the current even bus state (e.g., S4, S6, etc.)

A — signal is asserted in this bus state

NA — signal is not asserted in this state

X — don't care

S — signal was asserted in previous state and remains asserted in this state

TABLE 5 — \overline{BERR} AND \overline{HALT} NEGATION RESULTS

Conditions of Termination in Table A	Control Signal	Negated on Rising Edge of State		Results — Next Cycle
		N	N+2	
Bus Error	\overline{BERR} \overline{HALT}	● or ●	● or ●	Takes bus error trap.
Re-run	\overline{BERR} \overline{HALT}	● or ●	● or ●	Illegal sequence; usually traps to vector number 0.
Re-run	\overline{BERR} \overline{HALT}	●	●	Re-runs the bus cycle.
Normal	\overline{BERR} \overline{HALT}	● or ●	●	May lengthen next cycle.
Normal	\overline{BERR} \overline{HALT}	● or ●	none	If next cycle is started it will be terminated as a bus error.



MOTOROLA Semiconductor Products Inc.

RESET OPERATION. The reset signal is a bidirectional signal that allows either the processor or an external signal to reset the system. Figure 30 is a timing diagram for reset operations. Both the halt and reset lines must be applied to ensure total reset of the processor.


When the reset and halt lines are driven by an external device, it is recognized as an entire system reset, including the processor. The processor responds by reading the reset vector table entry (vector number zero, address \$000000) and loads it into the supervisor stack pointer (SSP). Vector table entry number one at address \$000004 is read next and loaded into the program counter. The processor initializes the status register to an interrupt level of seven. No other

registers are affected by the reset sequence.

When a RESET sequence is executed, the processor drives the reset pin for 124 clock pulses. In this case, the processor is trying to reset the rest of the system. Therefore, there is no effect on the internal state of the processor. All of the processor's internal registers and the status register are unaffected by the execution of a RESET instruction. All external devices connected to the reset line should be reset at the completion of the RESET instruction.

Asserting the Reset and Halt pins for 10 clock cycles will cause a processor reset, except when V_{CC} is initially applied to the processor. In this case, an external reset must be applied for 100 milliseconds.

FIGURE 30 — RESET OPERATION TIMING DIAGRAM



NOTES:

- 1) Internal start-up time
- 2) SSP High read in here
- 3) SSP Low read in here
- 4) PC High read in here
- 5) PC Low read in here
- 6) First instruction fetched here.

Bus State Unknown:

All Control Signals Inactive.

Data Bus In Read Mode:

PROCESSING STATES

The MC68000 is always in one of three processing states: normal, exception, or halted. The normal processing state is that associated with instruction execution; the memory of the bits in the supervisor portion of the status register are covered: the supervisor/user bit, the trace enable bit, and the processor interrupt priority mask. Finally, the sequence of memory references and actions taken by the processor on exception conditions is detailed.

The MC68000 is always in one of three processing states: normal, exception, or halted. The normal processing state is that associated with instruction execution; the memory references are to fetch instructions and operands, and to store results. A special case of the normal state is the stopped state which the processor enters when a STOP instruction is executed. In this state, no further memory references are made.

The exception processing state is associated with interrupts, trap instructions, tracing and other exceptional conditions. The exception may be internally generated by an instruction or by an unusual condition arising during the execution of an instruction. Externally, exception processing can be forced by an interrupt, by a bus error, or by a reset. Exception processing is designed to provide an efficient context switch so that the processor may handle unusual conditions.

The halted processing state is an indication of catastrophic hardware failure. For example, if during the exception processing of a bus error another bus error occurs, the processor assumes that the system is unusable and halts. Only an external reset can restart a halted processor. Note that a processor in the stopped state is not in the halted state, nor vice versa.

PRIVILEGE STATES

The processor operates in one of two states of privilege: the "user" state or the "supervisor" state. The privilege state determines which operations are legal, is used by the external memory management device to control and translate accesses, and is used to choose between the supervisor stack pointer and the user stack pointer in instruction references.

The privilege state is a mechanism for providing security in a computer system. Programs should access only their own code and data areas, and ought to be restricted from accessing information which they do not need and must not modify.

The privilege mechanism provides security by allowing most programs to execute in user state. In this state, the accesses are controlled, and the effects on other parts of the system are limited. The operating system executes in the supervisor state, has access to all resources, and performs the overhead tasks for the user state programs.



SUPERVISOR STATE. The supervisor state is the higher state of privilege. For instruction execution, the supervisor state is determined by the S-bit of the status register; if the S-bit is asserted (high), the processor is in the supervisor state. All instructions can be executed in the supervisor state. The bus cycles generated by instructions executed in the supervisor state are classified as supervisor references. While the processor is in the supervisor privilege state, those instructions which use either the system stack pointer implicitly or address register seven explicitly access the supervisor stack pointer.

All exception processing is done in the supervisor state, regardless of the setting of the S-bit. The bus cycles generated during exception processing are classified as supervisor references. All stacking operations during exception processing use the supervisor stack pointer.

USER STATE. The user state is the lower state of privilege. For instruction execution, the user state is determined by the S-bit of the status register; if the S-bit is negated (low), the processor is executing instructions in the user state.

Most instructions execute the same in user state as in the supervisor state. However, some instructions which have important system effects are made privileged. User programs are not permitted to execute the STOP instruction, or the RESET instruction. To ensure that a user program cannot enter the supervisor state except in a controlled manner, the instructions which modify the whole status register are privileged. To aid in debugging programs which are to be used as operating systems, the move to user stack pointer (MOVE USP) and move from user stack pointer (MOVE from USP) instructions are also privileged.

The bus cycles generated by an instruction executed in user state are classified as user state references. This allows an external memory management device to translate the address and to control access to protected portions of the address space. While the processor is in the user privilege state, those instructions which use either the system stack pointer implicitly, or address register seven explicitly, access the user stack pointer.

PRIVILEGE STATE CHANGES. Once the processor is in the user state and executing instructions, only exception processing can change the privilege state. During exception processing, the current setting of the S-bit of the status register is saved and the S-bit is asserted, putting the processing in the supervisor state. Therefore, when instruction execution resumes at the address specified to process the exception, the processor is in the supervisor privilege state.

REFERENCE CLASSIFICATION. When the processor makes a reference, it classifies the kind of reference being made, using the encoding on the three function code output lines. This allows external translation of addresses, control of access, and differentiation of special processor states, such as interrupt acknowledge. Table 6 lists the classification of references.

TABLE 6 — REFERENCE CLASSIFICATION

Function Code Output			Reference Class
FC2	FC1	FC0	
0	0	0	(Unassigned)
0	0	1	User Data
0	1	0	User Program
0	1	1	(Unassigned)
1	0	0	(Unassigned)
1	0	1	Supervisor Data
1	1	0	Supervisor Program
1	1	1	Interrupt Acknowledge

EXCEPTION PROCESSING

Before discussing the details of interrupts, traps, and tracing, a general description of exception processing is in order. The processing of an exception occurs in four steps, with variations for different exception causes. During the first step, a temporary copy of the status register is made, and the status register is set for exception processing. In the second step the exception vector is determined, and the third step is the saving of the current processor context. In the fourth step a new context is obtained, and the processor switches to instruction processing.

EXCEPTION VECTORS. Exception vectors are memory locations from which the processor fetches the address of a routine which will handle that exception. All exception vectors are two words in length (Figure 31), except for the reset vector, which is four words. All exception vectors lie in the supervisor data space, except for the reset vector which is in the supervisor program space. A vector number is an eight-bit number which, when multiplied by four, gives the address of an exception vector. Vector numbers are generated internally or externally, depending on the cause of the exception. In the case of interrupts, during the interrupt acknowledge bus cycle, a peripheral provides an 8-bit vector number (Figure 32) to the processor on data bus lines D0 through D7. The processor translates the vector number into a full 24-bit address, as shown in Figure 33. The memory layout for exception vectors is given in Table 7.

As shown in Table 7, the memory layout is 512 words long (1024 bytes). It starts at address 0 and proceeds through address 1023. This provides 255 unique vectors; some of these are reserved for TRAPS and other system functions. Of the 255, there are 192 reserved for user interrupt vectors. However, there is no protection on the first 64 entries, so user interrupt vectors may overlap at the discretion of the systems designer.

KINDS OF EXCEPTIONS. Exceptions can be generated by either internal or external causes. The externally generated exceptions are the interrupts and the bus error and reset requests. The interrupts are requests from peripheral devices for processor action while the bus error and reset inputs are used for access control and processor restart. The internally generated exceptions come from instructions, or from ad-



FIGURE 31 — EXCEPTION VECTOR FORMAT





FIGURE 32 — PERIPHERAL VECTOR NUMBER FORMAT



Where:
 v7 is the MSB of the Vector Number
 v0 is the LSB of the Vector Number

FIGURE 33 — ADDRESS TRANSLATED FROM 8-BIT VECTOR NUMBER




TABLE 7 — EXCEPTION VECTOR ASSIGNMENT

Vector Number(s)	Address			Assignment
	Dec	Hex	Space	
0	0	000	SP	Reset: Initial SSP
—	4	004	SP	Reset: Initial PC
2	8	008	SD	Bus Error
3	12	00C	SD	Address Error
4	16	010	SD	Illegal Instruction
5	20	014	SD	Zero Divide
6	24	018	SD	CHK Instruction
7	28	01C	SD	TRAPV Instruction
8	32	020	SD	Privilege Violation
9	36	024	SD	Trace
10	40	028	SD	Line 1010 Emulator
11	44	02C	SD	Line 1111 Emulator
12*	48	030	SD	(Unassigned, reserved)
13*	52	034	SD	(Unassigned, reserved)
14*	56	038	SD	(Unassigned, reserved)
15	60	03C	SD	Uninitialized Interrupt Vector
16-23*	64	04C	SD	(Unassigned, reserved)
	95	05F		—
24	96	060	SD	Spurious Interrupt
25	100	064	SD	Level 1 Interrupt Autovector
26	104	068	SD	Level 2 Interrupt Autovector
27	108	06C	SD	Level 3 Interrupt Autovector
28	112	070	SD	Level 4 Interrupt Autovector
29	116	074	SD	Level 5 Interrupt Autovector
30	120	078	SD	Level 6 Interrupt Autovector
31	124	07C	SD	Level 7 Interrupt Autovector
32-47	128	080	SD	TRAP Instruction Vectors
	191	0BF		—
48-63*	192	0C0	SD	(Unassigned, reserved)
	255	0FF		—
64-255	256	100	SD	User Interrupt Vectors
	1023	3FF		—

*Vector numbers 12, 13, 14, 16 through 23 and 48 through 63 are reserved for future enhancements by Motorola. No user peripheral devices should be assigned these numbers.



dress errors or tracing. The trap (TRAP), trap on overflow (TRAPV), check register against bounds (CHK) and divide (DIV) instructions all can generate exceptions as part of their instruction execution. In addition, illegal instructions, word fetches from odd addresses and privilege violations cause exceptions. Tracing behaves like a very high priority, internally generated interrupt after each instruction execution.

EXCEPTION PROCESSING SEQUENCE. Exception processing occurs in four identifiable steps. In the first step, an internal copy is made of the status register. After the copy is made, the S-bit is asserted, putting the processor into the supervisor privilege state. Also, the T-bit is negated which will allow the exception handler to execute unhindered by tracing. For the reset and interrupt exceptions, the interrupt priority mask is also updated.

In the second step, the vector number of the exception is determined. For interrupts, the vector number is obtained by a processor fetch, classified as an interrupt acknowledgment. For all other exceptions, internal logic provides the vector number. This vector number is then used to generate the address of the exception vector.

The third step is to save the current processor status, except for the reset exception. The current program counter value and the saved copy of the status register are stacked using the supervisor stack pointer. The program counter value stacked usually points to the next unexecuted instruction, however for bus error and address error, the value stacked for the program counter is unpredictable, and may be incremented from the address of the instruction which caused the error. Additional information defining the current context is stacked for the bus error and address error exceptions.

The last step is the same for all exceptions. The new program counter value is fetched from the exception vector. The processor then resumes instruction execution. The instruction at the address given in the exception vector is fetched, and normal instruction decoding and execution is started.

MULTIPLE EXCEPTIONS. These paragraphs describe the processing which occurs when multiple exceptions arise simultaneously. Exceptions can be grouped according to their occurrence and priority. The Group 0 exceptions are reset, bus error, and address error. These exceptions cause the instruction currently being executed to be aborted, and the exception processing to commence within two clock cycles. The Group 1 exceptions are trace and interrupt, as well as the privilege violations and illegal instructions. These exceptions allow the current instruction to execute to completion, but preempt the execution of the next instruction by forcing exception processing to occur (privilege violations and illegal instructions are detected when they are the next instruction to be executed). The Group 2 exceptions occur as part of the normal processing of instructions. The TRAP, TRAPV, CHK, and zero divide exceptions are in this group. For these exceptions, the normal execution of an instruction may lead to exception processing.

Group 0 exceptions have highest priority, while Group 2 exceptions have lowest priority. Within Group 0, reset has highest priority, followed by bus error and then address error. Within Group 1, trace has priority over external interrupts, which in turn takes priority over illegal instruction and

privilege violation. Since only one instruction can be executed at a time, there is no priority relation within Group 2.

The priority relation between two exceptions determines which is taken, or taken first, if the conditions for both arise simultaneously. Therefore, if a bus error occurs during a TRAP instruction, the bus error takes precedence, and the TRAP instruction processing is aborted. In another example, if an interrupt request occurs during the execution of an instruction while the T-bit is asserted, the trace exception has priority, and is processed first. Before instruction processing resumes, however, the interrupt exception is also processed, and instruction processing commences finally in the interrupt handler routine. A summary of exception grouping and priority is given in Table 8.

TABLE 8 — EXCEPTION GROUPING AND PRIORITY

Group	Exception	Processing
0	Reset Bus Error Address Error	Exception processing begins within two clock cycles.
1	Trace Interrupt Illegal Privilege	Exception processing begins before the next instruction
2	TRAP, TRAPV, CHK, Zero Divide	Exception processing is started by normal instruction execution

EXCEPTION PROCESSING DETAILED DISCUSSION

Exceptions have a number of sources, and each exception has processing which is peculiar to it. The following paragraphs detail the sources of exceptions, how each arises, and how each is processed.

RESET. The reset input provides the highest exception level. The processing of the reset signal is designed for system initiation, and recovery from catastrophic failure. Any processing in progress at the time of the reset is aborted and cannot be recovered. The processor is forced into the supervisor state, and the trace state is forced off. The processor interrupt priority mask is set at level seven. The vector number is internally generated to reference the reset exception vector at location 0 in the supervisor program space. Because no assumptions can be made about the validity of register contents, in particular the supervisor stack pointer, neither the program counter nor the status register is saved. The address contained in the first two words of the reset exception vector is fetched as the initial supervisor stack pointer, and the address in the last two words of the reset exception vector is fetched as the initial program counter. Finally, instruction execution is started at the address in the program counter. The power-up/restart code should be pointed to by the initial program counter.

The RESET instruction does not cause loading of the reset vector, but does assert the reset line to reset external devices. This allows the software to reset the system to a known state and then continue processing with the next instruction.

INTERRUPTS. Seven levels of interrupt priorities are provided. Devices may be chained externally within interrupt priority levels, allowing an unlimited number of peripheral devices to interrupt the processor. Interrupt priority levels



are numbered from one to seven, level seven being the highest priority. The status register contains a three-bit mask which indicates the current processor priority, and interrupts are inhibited for all priority levels less than or equal to the current processor priority.

An interrupt request is made to the processor by encoding the interrupt request level on the interrupt request lines; a zero indicates no interrupt request. Interrupt requests arriving at the processor do not force immediate exception processing, but are made pending. Pending interrupts are detected between instruction executions. If the priority of the pending interrupt is lower than or equal to the current processor priority, execution continues with the next instruction and the interrupt exception processing is postponed. (The recognition of level seven is slightly different, as explained in a following paragraph.)

If the priority of the pending interrupt is greater than the current processor priority, the exception processing sequence is started. First a copy of the status register is saved, and the privilege state is set to supervisor, tracing is suppressed, and the processor priority level is set to the level of the interrupt being acknowledged. The processor fetches the vector number from the interrupting device, classifying the reference as an interrupt acknowledge and displaying the level number of the interrupt being acknowledged on the address bus. If external logic requests an automatic vectoring, the processor internally generates a vector number which is determined by the interrupt level number. If external logic indicates a bus error, the interrupt is taken to be spurious, and the generated vector number references the spurious interrupt vector. The processor then proceeds with the usual exception processing, saving the program counter and status register on the supervisor stack. The saved value of the program counter is the address of the instruction which would have been executed had the interrupt not been present. The content of the interrupt vector whose vector number was previously obtained is fetched and loaded into the program counter, and normal instruction execution commences in the interrupt handling routine. A flow chart for the interrupt acknowledge sequence is given in Figure 34, a timing diagram is given in Figure 35, and the interrupt exception timing sequence is shown in Figure 36.

FIGURE 34 — INTERRUPT ACKNOWLEDGE SEQUENCE FLOW CHART






FIGURE 35 — INTERRUPT ACKNOWLEDGE SEQUENCE TIMING DIAGRAM



MOTOROLA Semiconductor Products Inc.

FIGURE 36 — INTERRUPT EXCEPTION TIMING SEQUENCE



Priority level seven is a special case. Level seven interrupts cannot be inhibited by the interrupt priority mask, thus providing a "non-maskable interrupt" capability. An interrupt is generated each time the interrupt request level changes from some lower level to level seven. Note that a level seven interrupt may still be caused by the level comparison if the request level is a seven and the processor priority is set to a lower level by an instruction.

UNINITIALIZED INTERRUPT. An interrupting device asserts \overline{VPA} or provides an interrupt vector during an interrupt acknowledge cycle to the MC68000. If the vector register has not been initialized, the responding M68000 Family peripheral will provide vector 15, the uninitialized interrupt vector. This provides a uniform way to recover from a programming error.

SPURIOUS INTERRUPT. If during the interrupt acknowledge cycle no device responds by asserting \overline{DTACK} or \overline{VPA} , the bus error line should be asserted to terminate the vector acquisition. The processor separates the processing of this error from bus error by fetching the spurious interrupt vector instead of the bus error vector. The processor then proceeds with the usual exception processing.

INSTRUCTION TRAPS. Traps are exceptions caused by instructions. They arise either from processor recognition of abnormal conditions during instruction execution, or from use of instructions whose normal behavior is trapping.

Some instructions are used specifically to generate traps. The TRAP instruction always forces an exception, and is useful for implementing system calls for user programs. The TRAPV and CHK instructions force an exception if the user program detects a runtime error, which may be an arithmetic overflow or a subscript out of bounds.

The signed divide (DIVS) and unsigned divide (DIVU) instructions will force an exception if a division operation is attempted with a divisor of zero.

ILLEGAL AND UNIMPLEMENTED INSTRUCTIONS. Illegal instruction is the term used to refer to any of the word bit patterns which are not the bit pattern of the first word of a legal instruction. During instruction execution, if such an instruction is fetched, an illegal instruction exception occurs.

Word patterns with bits 15 through 12 equaling 1010 or 1111 are distinguished as unimplemented instructions and separate exception vectors are given to these patterns to permit efficient emulation. This facility allows the operating system to detect program errors, or to emulate unimplemented instructions in software.

PRIVILEGE VIOLATIONS. In order to provide system security, various instructions are privileged. An attempt to execute one of the privileged instructions while in the user state will cause an exception. The privileged instructions are:

STOP	AND (word) Immediate to SR
RESET	EOR (word) Immediate to SR
RTE	OR (word) Immediate to SR
MOVE to SR	MOVE USP

TRACING. To aid in program development, the MC68000 includes a facility to allow instruction by instruction tracing. In the trace state, after each instruction is executed an exception is forced, allowing a debugging program to monitor the execution of the program under test.

The trace facility uses the T-bit in the supervisor portion of the status register. If the T-bit is negated (off), tracing is disabled, and instruction execution proceeds from instruction to instruction as normal. If the T-bit is asserted (on) at the beginning of the execution of an instruction, a trace exception will be generated after the execution of that instruction is completed. If the instruction is not executed, either because an interrupt is taken, or the instruction is illegal or privileged, the trace exception does not occur. The trace exception also does not occur if the instruction is aborted by a reset, bus error, or address error exception. If the instruction is indeed executed and an interrupt is pending on completion, the trace exception is processed before the interrupt exception. If, during the execution of the instruction, an exception is forced by that instruction, the forced exception is processed before the trace exception.

As an extreme illustration of the above rules, consider the arrival of an interrupt during the execution of a TRAP instruction while tracing is enabled. First the trap exception is processed, then the trace exception, and finally the interrupt exception. Instruction execution resumes in the interrupt handler routine.

BUS ERROR. Bus error exceptions occur when the external logic requests that a bus error be processed by an exception. The current bus cycle which the processor is making is then aborted. Whether the processor was doing instruction or exception processing, that processing is terminated, and the processor immediately begins exception processing.

Exception processing for bus error follows the usual sequence of steps. The status register is copied, the supervisor state is entered, and the trace state is turned off. The vector number is generated to refer to the bus error vector. Since the processor was not between instructions when the bus er-



ror exception request was made, the context of the processor is more detailed. To save more of this context, additional information is saved on the supervisor stack. The program counter and the copy of the status register are of course saved. The value saved for the program counter is advanced by some amount, two to ten bytes beyond the address of the first word of the instruction which made the reference causing the bus error. If the bus error occurred during the fetch of the next instruction, the saved program counter has a value in the vicinity of the current instruction, even if the current instruction is a branch, a jump, or a return instruction. Besides the usual information, the processor saves its internal copy of the first word of the instruction being processed, and the address which was being accessed by the aborted bus cycle. Specific information about the access is also saved: whether it was a read or a write, whether the processor was processing an instruction or not, and the classification displayed on the function code outputs when the bus error occurred. The processor is processing an instruction if it is in the normal state or processing a Group 2 exception; the processor is not processing an instruction if it is processing a Group 0 or a Group 1 exception. Figure 37 illustrates how this information is organized on the supervisor stack. Although this information is not sufficient in general to effect full recovery from the bus error, it does allow software diagnosis. Finally, the processor commences instruction processing at the address contained in the vector. It is the responsibility of the error handler routine to clean up the stack and determine where to continue execution.

If a bus error occurs during the exception processing for a bus error, address error, or reset, the processor is halted, and all processing ceases. This simplifies the detection of catastrophic system failure, since the processor removes itself from the system rather than destroy all memory contents. Only the RESET pin can restart a halted processor.

ADDRESS ERROR. Address error exceptions occur when the processor attempts to access a word or a long word operand or an instruction at an odd address. The effect is much like an internally generated bus error, so that the bus cycle is aborted, and the processor ceases whatever processing it is currently doing and begins exception processing. After exception processing commences, the sequence is the same as that for bus error including the information that is stacked, except that the vector number refers to the address error vector instead. Likewise, if an address error occurs dur-

ing the exception processing for a bus error, address error, or reset, the processor is halted. As shown in Figure 38, an address error will execute a short bus cycle followed by exception processing.

INTERFACE WITH M6800 PERIPHERALS

Motorola's extensive line of M6800 peripherals are directly compatible with the MC68000. Some of these devices that are particularly useful are:

- MC6821 Peripheral Interface Adapter
- MC6840 Programmable Timer Module
- MC6843 Floppy Disk Controller
- MC6845 CRT Controller
- MC6850 Asynchronous Communication Interface Adapter
- MC6852 Synchronous Serial Data Adapter
- MC6854 Advanced Data Link Controller
- MC68488 General Purpose Interface Adapter


To interface the synchronous M6800 peripherals with the asynchronous MC68000, the processor modifies its bus cycle to meet the M6800 cycle requirements whenever an M6800 device address is detected. This is possible since both processors use memory mapped I/O. Figure 39 is a flow chart of the interface operation between the processor and M6800 devices.

DATA TRANSFER OPERATION

Three signals on the processor provide the M6800 interface. They are: enable (E), valid memory address (VMA), and valid peripheral address (VPA). Enable corresponds to the E or $\phi 2$ signal in existing M6800 systems. The bus frequency is one tenth of the incoming MC68000 clock frequency. The timing of E allows 1 MHz peripherals to be used with an 8 MHz MC68000. Enable has a 60/40 duty cycle; that is, it is low for six input clocks and high for four input clocks. This duty cycle allows the processor to do successive VPA accesses on successive E pulses.

M6800 cycle timing is given in Figures 40 and 41. At state zero (S0) in the cycle, the address bus is in the high-impedance state. A function code is asserted on the function code output lines. One-half clock later, in state 1, the address bus is released from the high-impedance state.


FIGURE 37 — SUPERVISOR STACK ORDER (GROUP 0)



R/W (read/write): write = 0, read = 1. I/N (instruction/not): instruction = 0, not = 1



FIGURE 38 — ADDRESS ERROR TIMING



During state 2, the address strobe (\overline{AS}) is asserted to indicate that there is a valid address on the address bus. If the bus cycle is a read cycle, the upper and/or lower data strobes are also asserted in state 2. If the bus cycle is a write cycle, the read/write (R/\overline{W}) signal is switched to low (write) during state 2. One half clock later, in state 3, the write data is placed on the data bus, and in state 4 the data strobes are issued to indicate valid data on the data bus. The processor now inserts wait states until it recognizes the assertion of \overline{VPA} .

The \overline{VPA} input signals the processor that the address on the bus is the address of an M6800 device (or an area reserved for M6800 devices) and that the bus should conform to the $\phi 2$ transfer characteristics of the M6800 bus. Valid peripheral address is derived by decoding the address bus, conditioned by address strobe.

After the recognition of \overline{VPA} , the processor assures that the Enable (E) is low, by waiting if necessary, and subsequently asserts \overline{VMA} . Valid memory address is then used as part of the chip select equation of the peripheral. This ensures that the M6800 peripherals are selected and deselected at the correct time. The peripheral now runs its cycle during the high portion of the E signal. Figures 40 and 41 depict the best and worst case M6800 cycle timing. This cycle length is dependent strictly upon when \overline{VPA} is asserted in relationship to the E clock.

During a read cycle, the processor latches the peripheral data in state 6. For all cycles, the processor negates the address and data strobes one half clock cycle later in state 7, and the Enable signal goes low at this time. Another half clock later, the address bus is put in the high-impedance state and the read/write signal is switched high. The peripheral logic must remove \overline{VPA} within one clock after address strobe is negated.

\overline{DTACK} should not be asserted while \overline{VPA} is asserted. Notice that the MC68000 \overline{VMA} is active low, contrasted with the active high M6800 \overline{VMA} . This allows the processor to put its buses in the high-impedance state on DMA requests without inadvertently selecting peripherals.

FIGURE 39 — M6800 INTERFACING FLOW CHART






FIGURE 40 — M6800 TIMING — BEST CASE



NOTE: This figure represents the best case M6800 timing where VPA falls before the third system clock cycle after the falling edge of E.



FIGURE 41 — MC6800 TIMING — WORST CASE



INTERRUPT OPERATION


During an interrupt acknowledge cycle while the processor is fetching the vector, if VPA is asserted, the MC68000 will assert VMA and complete a normal M6800 read cycle as shown in Figure 42. The processor will then use an internally generated vector that is a function of the interrupt being serviced. This process is known as autovectoring. The seven autovectors are vector numbers 25 through 31 (decimal).

This operates in the same fashion (but is not restricted to) the M6800 interrupt sequence. The basic difference is that

there are six normal interrupt vectors and one NMI type vector. As with both the M6800 and the MC68000's normal vectored interrupt, the interrupt service routine can be located anywhere in the address space. This is due to the fact that while the vector numbers are fixed, the contents of the vector table entries are assigned by the user.

Since VMA is asserted during autovectoring, the M6800 peripheral address decoding should prevent unintended accesses.

FIGURE 42 — AUTOVECTOR OPERATION TIMING DIAGRAM



AC ELECTRICAL SPECIFICATIONS ($V_{CC}=5.0\text{ Vdc} \pm 5\%$, $V_{SS}=0\text{ Vdc}$, $T_A=0^\circ\text{C to }70^\circ\text{C}$, refer to Figures 30 and 31)

Number	Characteristic	Symbol	4 MHz		6 MHz		8 MHz		10 MHz		Unit
			MC68000L4	MC68000L6	MC68000L6	MC68000L8	MC68000L10	MC68000L10			
24	Clock High to R/W, VMA High Impedance	t _{CHRZ}	—	120	—	100	—	80	—	70	ns
40	Clock Low to VMA Low	t _{CLVML}	—	90	—	80	—	70	—	70	ns
41	Clock Low to E Transition	t _{CLC}	—	100	—	85	—	70	—	55	ns
42	E Output Rise and Fall Time	t _{Erf}	—	25	—	25	—	25	—	25	ns
43	VMA Low to E High	t _{VMLEH}	325	—	240	—	200	—	150	—	ns
44	AS, DS High to VPA High	t _{SHVPH}	0	240	0	160	0	120	0	90	ns
45	E Low to Address/VMA/FC Invalid	t _{ELAI}	55	—	35	—	30	—	10	—	ns
49	E Low to AS, DS Invalid	t _{ELSI}	-80	—	-80	—	-80	—	-80	—	ns
50	E Width High	t _{EH}	900	—	600	—	450	—	350	—	ns
51	E Width Low	t _{EL}	1400	—	900	—	700	—	550	—	ns
52	E Extended Rise Time	t _{CIEHX}	80	—	80	—	80	—	80	—	ns
54	Data Hold from E Low (Write)	t _{ELDOZ}	60	—	40	—	30	—	20	—	ns
23	Clock Low to Data Out Valid	t _{CLDO}	—	90	—	80	—	70	—	55	ns
27	Data In to Clock Low (Setup Time)	t _{DICL}	30	—	25	—	15	—	15	—	ns
47	Asynchronous Input Setup Time	t _{AS1}	30	—	25	—	20	—	20	—	ns

DATA TYPES AND ADDRESSING MODES

Five basic data types are supported. These data types are:

- Bits
- BCD Digits (4-bits)
- Bytes (8-bits)
- Word (16-bits)
- Long Words (32-bits)

In addition, operations on other data types such as memory addresses, status word data, etc., are provided for in the instruction set.

The 14 addressing modes, shown in Table 9, include six basic types:

- Register Direct
- Register Indirect
- Absolute
- Immediate
- Program Counter Relative
- Implied

Included in the register indirect addressing modes is the capability to do postincrementing, predecrementing, offsetting and indexing. Program counter relative mode can also be modified via indexing and offsetting.

TABLE 9 — ADDRESSING MODES

Mode	Generation
Register Direct Addressing Data Register Direct Address Register Direct	EA = Dn EA = An
Absolute Data Addressing Absolute Short Absolute Long	EA = (Next Word) EA = (Next Two Words)
Program Counter Relative Addressing Relative with Offset Relative with Index and Offset	EA = (PC) + d ₁₆ EA = (PC) + (Xn) + dg
Register Indirect Addressing Register Indirect Postincrement Register Indirect Predecrement Register Indirect Register Indirect with Offset Indexed Register Indirect with Offset	EA = (An) EA = (An), An ← An + N An ← An - N, EA = (An) EA = (An) + d ₁₆ EA = (An) + (Xn) + dg
Immediate Data Addressing Immediate Quick Immediate	DATA = Next Word(s) Inherent Data
Implied Addressing Implied Register	EA = SR, USP, SP, PC

NOTES:

- EA = Effective Address
- An = Address Register
- Dn = Data Register
- Xn = Address or Data Register used as Index Register
- SR = Status Register
- PC = Program Counter
- () = Contents of
- dg = Eight-bit Offset (displacement)
- d₁₆ = Sixteen-bit Offset (displacement)
- N = 1 for Byte, 2 for Words and 4 for Long Words
- ← = Replaces



INSTRUCTION SET OVERVIEW

The MC68000 instruction set is shown in Table 10. Some additional instructions are variations, or subsets, of these and they appear in Table 11. Special emphasis has been given to the instruction set's support of structured high-level languages to facilitate ease of programming. Each instruction, with few exceptions, operates on bytes, words, and

long words and most instructions can use any of the 14 addressing modes. Combining instruction types, data types, and addressing modes, over 1000 useful instructions are provided. These instructions include signed and unsigned multiply and divide, "quick" arithmetic operations, BCD arithmetic and expanded operations (through traps).

TABLE 10 – INSTRUCTION SET

Mnemonic	Description	Mnemonic	Description	Mnemonic	Description
ABCD	Add Decimal with Extend	EOR	Exclusive Or	PEA	Push Effective Address
ADD	Add	EXG	Exchange Registers	RESET	Reset External Devices
AND	Logical And	EXT	Sign Extend	ROL	Rotate Left without Extend
ASL	Arithmetic Shift Left	JMP	Jump	ROR	Rotate Right without Extend
ASR	Arithmetic Shift Right	JSR	Jump to Subroutine	ROXL	Rotate Left with Extend
BCC	Branch Conditionally	LEA	Load Effective Address	ROXR	Rotate Right with Extend
BCHG	Bit Test and Change	LINK	Link Stack	RTE	Return from Exception
BCLR	Bit Test and Clear	LSL	Logical Shift Left	RTR	Return and Restore
BRA	Branch Always	LSR	Logical Shift Right	RTS	Return from Subroutine
BSET	Bit Test and Set	MOVE	Move	SBCC	Subtract Decimal with Extend
BSR	Branch to Subroutine	MOVEM	Move Multiple Registers	SCC	Set Conditional
BTST	Bit Test	MOVEP	Move Peripheral Data	STOP	Stop
CHK	Check Register Against Bounds	MULS	Signed Multiply	SUB	Subtract
CLR	Clear Operand	MULU	Unsigned Multiply	SWAP	Swap Data Register Halves
CMP	Compare	NBCD	Negate Decimal with Extend	TAS	Test and Set Operand
DBCC	Test Condition, Decrement and Branch	NEG	Negate	TRAP	Trap
DIVS	Signed Divide	NOP	No Operation	TRAPV	Trap on Overflow
DIVU	Unsigned Divide	NOT	One's Complement	TST	Test
		OR	Logical Or	UNLK	Unlink

TABLE 11 – VARIATIONS OF INSTRUCTION TYPES

Instruction Type	Variation	Description	Instruction Type	Variation	Description
ADD	ADD	Add	MOVE	MOVE	Move
	ADDA	Add Address		MOVEA	Move Address
	ADDQ	Add Quick		MOVEQ	Move Quick
	ADDI	Add Immediate		MOVE from SR	Move from Status Register
	ADDX	Add with Extend		MOVE to SR	Move to Status Register
		MOVE to CCR		Move to Condition Codes	
AND	AND	Logical And	MOVE USP	Move User Stack Pointer	
	ANDI	And Immediate			
CMP	CMP	Compare	NEG	NEG	Negate
	CMPA	Compare Address	NEGX	NEGX	Negate with Extend
	CMPM	Compare Memory			
	CMPI	Compare Immediate	OR	OR	Logical Or
EOR	EOR	Exclusive Or	ORI	ORI	Or Immediate
	EORI	Exclusive Or Immediate	SUB	SUB	Subtract
		SUBA		Subtract Address	
		SUBI		Subtract Immediate	
		SUBQ		Subtract Quick	
		SUBX		Subtract with Extend	



The following paragraphs contain an overview of the form and structure of the MC68000 instruction set. The instructions form a set of tools that include all the machine functions to perform the following operations:

- Data Movement
- Integer Arithmetic
- Logical
- Shift and Rotate
- Bit Manipulation
- Binary Coded Decimal
- Program Control
- System Control

The complete range of instruction capabilities combined with the flexible addressing modes described previously provide a very flexible base for program development.

ADDRESSING

Instructions for the MC68000 contain two kinds of information: the type of function to be performed, and the location of the operand(s) on which to perform that function. The methods used to locate (address) the operand(s) are explained in the following paragraphs.

Instructions specify an operand location in one of three ways:

- Register Specification — the number of the register is given in the register field of the instruction.
- Effective Address — use of the different effective address modes.
- Implicit Reference — the definition of certain instructions implies the use of specific registers.

DATA MOVEMENT OPERATIONS

The basic method of data acquisition (transfer and storage) is provided by the move (MOVE) instruction. The move instruction and the effective addressing modes allow both address and data manipulation. Data move instructions allow byte, word, and long word operands to be transferred from memory to memory, memory to register, register to memory, and register to register. Address move instructions allow word and long word operand transfers and ensure that only legal address manipulations are executed. In addition to the general move instruction there are several special data movement instructions: move multiple registers (MOVEM), move peripheral data (MOVEP), exchange registers (EXG), load effective address (LEA), push effective address (PEA), link stack (LINK), unlink stack (UNLK), and move quick (MOVEQ). Table 12 is a summary of the data movement operations.

INTEGER ARITHMETIC OPERATIONS

The arithmetic operations include the four basic operations of add (ADD), subtract (SUB), multiply (MUL), and divide (DIV) as well as arithmetic compare (CMP), clear (CLR), and negate (NEG). The add and subtract instructions are available for both address and data operations, with data operations accepting all operand sizes. Address operations are limited to legal address size operands (16 or 32 bits). Data, address, and memory compare operations are also available. The clear and negate instructions may be used on all sizes of data operands.

The multiply and divide operations are available for signed and unsigned operands using word multiply to produce a long word product, and a long word dividend with word divisor to produce a word quotient with a word remainder.

Multiprecision and mixed size arithmetic can be accomplished using a set of extended instructions. These instructions are: add extended (ADDX), subtract extended (SUBX), sign extend (EXT), and negate binary with extend (NEGX).

A test operand (TST) instruction that will set the condition codes as a result of a compare of the operand with zero is also available. Test and set (TAS) is a synchronization instruction useful in multiprocessor systems. Table 13 is a summary of the integer arithmetic operations.

TABLE 12 — DATA MOVEMENT OPERATIONS

Instruction	Operand Size	Operation
EXG	32	Rx ↔ Ry
LEA	32	EA → An
LINK	—	An → SP@ - SP → An SP + d → SP
MOVE	8, 16, 32	(EA)s → EAd
MOVEM	16, 32	(EA) → An, Dn An, Dn → EA
MOVEP	16, 32	(EA) → Dn Dn → EA
MOVEQ	8	#xxx → Dn
PEA	32	EA → SP@ -
SWAP	32	Dn[31:16] ↔ Dn[15:0]
UNLK	—	An → Sp SP@ + → An

NOTES:

- s = source
- d = destination
- [] = bit numbers
- @ - = indirect with predecrement
- @ + = indirect with postdecrement

INSTRUCTION FORMAT

Instructions are from one to five words in length, as shown in Figure 43. The length of the instruction and the operation to be performed is specified by the first word of the instruction which is called the operation word. The remaining words further specify the operands. These words are either immediate operands or extensions to the effective address mode specified in the operation word.

PROGRAM/DATA REFERENCES

The MC68000 separates memory references into two classes: program references, and data references. Program references, as the name implies, are references to that section of memory that contains the program being executed. Data references refer to that section of memory that contains data. Generally, operand reads are from the data space. All operand writes are to the data space.

REGISTER SPECIFICATION

The register field within an instruction specifies the register to be used. Other fields within the instruction specify whether the register selected is an address or data register and how the register is to be used.



TABLE 13 — INTEGER ARITHMETIC OPERATIONS

Instruction	Operand Size	Operation
ADD	8, 16, 32	$D_n + (EA) \rightarrow D_n$ $(EA) + D_n \rightarrow EA$ $(EA) + \#xxx \rightarrow EA$
	16, 32	$A_n + (EA) \rightarrow A_n$
ADDX	8, 16, 32	$D_x + D_y + X \rightarrow D_x$
	16, 32	$A_x@ - A_y@ - + X \rightarrow A_x@$
CLR	8, 16, 32	$0 \rightarrow EA$
CMP	8, 16, 32	$D_n - (EA)$ $(EA) - \#xxx$ $A_x@ + - A_y@ +$
	16, 32	$A_n - (EA)$
DIVS	32+16	$D_n / (EA) \rightarrow D_n$
DIVU	32+16	$D_n / (EA) \rightarrow D_n$
EXT	8 \rightarrow 16	$(D_n)_8 \rightarrow D_{n16}$
	16 \rightarrow 32	$(D_n)_{16} \rightarrow D_{n32}$
MULS	16*16 \rightarrow 32	$D_n * (EA) \rightarrow D_n$
MULU	16*16 \rightarrow 32	$D_n * (EA) \rightarrow D_n$
NEG	8, 16, 32	$0 - (EA) \rightarrow EA$
NEGX	8, 16, 32	$0 - (EA) - X - EA$
SUB	8, 16, 32	$D_n - (EA) \rightarrow D_n$ $(EA) - D_n \rightarrow EA$ $(EA) - \#xxx \rightarrow EA$
		$A_n - (EA) \rightarrow A_n$
	16, 32	$D_x - D_y - X \rightarrow D_x$ $A_x@ - - A_y@ - - X \rightarrow A_x@$
TAS	8	$(EA) - 0, 1 \rightarrow EA[7]$
TST	8, 16, 32	$(EA) - 0$

NOTE: [] = bit number

EFFECTIVE ADDRESS

Most instructions specify the location of an operand by using the effective address field in the operation word. For example, Figure 44 shows the general format of the single effective address instruction operation word. The effective address is composed of two 3-bit fields: the mode field, and the register field. The value in the mode field selects the different address modes. The register field contains the number of a register.

The effective address field may require additional information to fully specify the operand. This additional information, called the effective address extension, is contained in the following word or words and is considered part of the instruction, as shown in Figure 43. The effective address modes are grouped into three categories: register direct, memory addressing, and special.

REGISTER DIRECT MODES. These effective addressing modes specify that the operand is in one of the 16 multifunction registers.

Data Register Direct. The operand is in the data register specified by the effective address register field.

Address Register Direct. The operand is in the address register specified by the effective address register field.

MEMORY ADDRESS MODES. These effective addressing modes specify that the operand is in memory and provide the specific address of the operand.

Address Register Indirect. The address of the operand is in the address register specified by the register field. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.

FIGURE 43 — INSTRUCTION FORMAT





FIGURE 44 — SINGLE-EFFECTIVE-ADDRESS INSTRUCTION OPERATION WORD GENERAL FORMAT



Address Register Indirect With Postincrement. The address of the operand is in the address register specified by the register field. After the operand address is used, it is incremented by one, two, or four depending upon whether the size of the operand is byte, word, or long word. If the address register is the stack pointer and the operand size is byte, the address is incremented by two rather than one to keep the stack pointer on a word boundary. The reference is classified as a data reference.

Address Register Indirect With Predecrement. The address of the operand is in the address register specified by the register field. Before the operand address is used, it is decremented by one, two, or four depending upon whether the operand size is byte, word, or long word. If the address register is the stack pointer and the operand size is byte, the address is decremented by two rather than one to keep the stack pointer on a word boundary. The reference is classified as a data reference.

Address Register Indirect With Displacement. This address mode requires one word of extension. The address of the operand is the sum of the address in the address register and the sign-extended 16-bit displacement integer in the extension word. The reference is classified as a data reference with the exception of the jump to subroutine instructions.

Address Register Indirect With Index. This address mode requires one word of extension. The address of the operand is the sum of the address in the address register, the sign-extended displacement integer in the low order eight bits of the extension word, and the contents of the index register. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.

SPECIAL ADDRESS MODE. The special address modes use the effective address register field to specify the special addressing mode instead of a register number.

Absolute Short Address. This address mode requires one word of extension. The address of the operand is the extension word. The 16-bit address is sign extended before it is used. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.

Absolute Long Address. This address mode requires two words of extension. The address of the operand is developed by the concatenation of the extension words. The high-order part of the address is the first extension word; the low-order part of the address is the second extension word. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.

Program Counter With Displacement. This address mode requires one word of extension. The address of the operand is the sum of the address in the program counter and the sign-extended 16-bit displacement integer in the extension word. The value in the program counter is the address of the

extension word. The reference is classified as a program reference.

Program Counter With Index. This address mode requires one word of extension. This address is the sum of the address in the program counter, the sign-extended displacement integer in the lower eight bits of the extension word, and the contents of the index register. The value in the program counter is the address of the extension word. This reference is classified as a program reference.

Immediate Data. This address mode requires either one or two words of extension depending on the size of the operation.

Byte operation — operand is low order byte of extension word

Word operation — operand is extension word

Long word operation — operand is in the two extension words, high-order 16 bits are in the first extension word, low-order 16 bits are in the second extension word.

Condition Codes or Status Register. A selected set of instructions may reference the status register by means of the effective address field. These are:

ANDI to CCR

ANDI to SR

EORI to CCR

EORI to SR

ORI to CCR

ORI to SR

EFFECTIVE ADDRESS ENCODING SUMMARY

Table 14 is a summary of the effective addressing modes discussed in the previous paragraphs.

TABLE 14 — EFFECTIVE ADDRESS ENCODING SUMMARY

Addressing Mode	Mode	Register
Data Register Direct	000	register number
Address Register Direct	001	register number
Address Register Indirect	010	register number
Address Register Indirect with Postincrement	011	register number
Address Register Indirect with Predecrement	100	register number
Address Register Indirect with Displacement	101	register number
Address Register Indirect with Index	110	register number
Absolute Short	111	000
Absolute Long	111	001
Program Counter with Displacement	111	010
Program Counter with Index	111	011
Immediate	111	100



IMPLICIT REFERENCE

Some instructions make implicit reference to the program counter (PC), the system stack pointer (SP), the supervisor stack pointer (SSP), the user stack pointer (USP), or the status register (SR).

SYSTEM STACK. The system stack is used implicitly by many instructions; user stacks and queues may be created and maintained through the addressing modes. Address register seven (A7) is the system stack pointer (SP). The system stack pointer is either the supervisor stack pointer (SSP) or the user stack pointer (USP), depending on the state of the S-bit in the status register. If the S-bit indicates supervisor state, SSP is the active system stack pointer, and the USP cannot be referenced as an address register. If the S-bit indicates user state, the USP is the active system stack pointer, and the SSP cannot be referenced. Each system stack fills from high memory to low memory.

LOGICAL OPERATIONS

Logical operation instructions AND, OR, EOR, and NOT are available for all sizes of integer data operands. A similar set of immediate instructions (ANDI, ORI, and EORI) provide these logical operations with all sizes of immediate data. Table 15 is a summary of the logical operations.

TABLE 15 — LOGICAL OPERATIONS

Instruction	Operand Size	Operation
AND	8, 16, 32	$D_n \wedge (EA) \rightarrow D_n$ $(EA) \wedge D_n \rightarrow EA$ $(EA) \wedge \#xxx \rightarrow EA$
OR	8, 16, 32	$D_n \vee (EA) \rightarrow D_n$ $(EA) \vee D_n \rightarrow EA$ $(EA) \vee \#xxx \rightarrow EA$
EOR	8, 16, 32	$(EA) \oplus D_y \rightarrow EA$ $(EA) \oplus \#xxx \rightarrow EA$
NOT	8, 16, 32	$\sim (EA) \rightarrow EA$

NOTE: \sim = invert

SHIFT AND ROTATE OPERATIONS

Shift operations in both directions are provided by the arithmetic instructions ASR and ASL and logical shift instructions LSR and LSL. The rotate instructions (with and without extend) available are ROXR, ROXL, ROR, and ROL. All shift and rotate operations can be performed in either registers or memory. Register shifts and rotates support all operand sizes and allow a shift count specified in the instruction of one to eight bits, or 0 to 63 specified in a data register.

Memory shifts and rotates are for word operands only and allow only single-bit shifts or rotates.

Table 16 is a summary of the shift and rotate operations.

TABLE 16 — SHIFT AND ROTATE OPERATIONS

Instruction	Operand Size	Operation
ASL	8, 16, 32	
ASR	8, 16, 32	
LSL	8, 16, 32	
LSR	8, 16, 32	
ROL	8, 16, 32	
ROR	8, 16, 32	
ROXL	8, 16, 32	
ROXR	8, 16, 32	

BIT MANIPULATION OPERATIONS

Bit manipulation operations are accomplished using the following instructions: bit test (BTST), bit test and set (BSET), bit test and clear (BCLR), and bit test and change (BCHG). Table 17 is a summary of the bit manipulation operations. (Bit 2 of the status register is Z.)

TABLE 17 — BIT MANIPULATION OPERATIONS

Instruction	Operand Size	Operation
BTST	8, 32	\sim bit of (EA) \rightarrow Z
BSET	8, 32	\sim bit of (EA) \rightarrow Z $1 \rightarrow$ bit of EA
BCLR	8, 32	\sim bit of (EA) \rightarrow Z $0 \rightarrow$ bit of EA
BCHG	8, 32	\sim bit of (EA) \rightarrow Z \sim bit of (EA) \rightarrow bit of EA

BINARY CODED DECIMAL OPERATIONS

Multiprecision arithmetic operations on binary coded decimal numbers are accomplished using the following instructions: add decimal with extend (ABCD), subtract decimal with extend (SBCD), and negate decimal with extend (NBCD). Table 18 is a summary of the binary coded decimal operations.

TABLE 18 — BINARY CODED DECIMAL OPERATIONS

Instruction	Operand Size	Operation
ABCD	8	$D_x10 + D_y10 + X \rightarrow D_x$ $A_x@ -10 + A_y@ -10 + X \rightarrow A_x@$
SBCD	8	$D_x10 - D_y10 - X \rightarrow D_x$ $A_x@ -10 - A_y@ -10 - X \rightarrow A_x@$
NBCD	8	$0 - (EA)_{10} - X \rightarrow EA$



PROGRAM CONTROL OPERATIONS

Program control operations are accomplished using a series of conditional and unconditional branch instructions and return instructions. These instructions are summarized in Table 19.

The conditional instructions provide setting and branching for the following conditions:

- CC — carry clear
- CS — carry set
- EQ — equal
- F — never true
- GE — greater or equal
- GT — greater than
- HI — high
- LE — less or equal
- LS — low or same
- LT — less than
- MI — minus
- NE — not equal
- PL — plus
- T — always true
- VC — no overflow
- VS — overflow

TABLE 19 — PROGRAM CONTROL OPERATIONS

Instruction	Operation
Conditional	
BCC	Branch conditionally (14 conditions) 8- and 16-bit displacement
DBCC	Test condition, decrement, and branch 16-bit displacement
SCC	Set byte conditionally (16 conditions)
Unconditional	
BRA	Branch always 8- and 16-bit displacement
BSR	Branch to subroutine 8- and 16-bit displacement
JMP	Jump
JSR	Jump to subroutine
Returns	
RTR	Return and restore condition codes
RTS	Return from subroutine

SYSTEM CONTROL OPERATIONS

System control operations are accomplished by using privileged instructions, trap generating instructions, and instructions that use or modify the status register. These instructions are summarized in Table 20.

TABLE 20 — SYSTEM CONTROL OPERATIONS

Instruction	Operation
Privileged	
RESET	Reset external devices
RTE	Return from exception
STOP	Stop program execution
ORI to SR	Logical OR to status register
MOVE USP	Move user stack pointer
ANDI to SR	Logical AND to status register
EORI to SR	Logical EOR to status register
MOVE EA to SR	Load new status register
Trap Generating	
TRAP	Trap
TRAPV	Trap on overflow
CHK	Check register against bounds
Status Register	
ANDI to CCR	Logical AND to condition codes
EORI to CCR	Logical EOR to condition codes
MOVE EA to CCR	Load new condition codes
ORI to CCR	Logical OR to condition codes
MOVE SR to EA	Store status register

TABLE 21 EFFECTIVE ADDRESSING MODE CATEGORIES

Effective Address	Mode	Register	Data	Addressing Categories	
				Memory/Control	Available
16	00	register number	X	-	X
16	01	register number	-	-	X
16	02	register number	X	X	X
16	03	register number	X	-	X
16	04	register number	X	X	X
16	05	register number	X	X	X
16	06	register number	X	X	X
16	07	register number	X	X	X
16	08	register number	X	X	X
16	09	register number	X	X	X
16	0A	register number	X	X	X
16	0B	register number	X	X	X
16	0C	register number	X	X	X
16	0D	register number	X	X	X
16	0E	register number	X	X	X
16	0F	register number	X	X	X
16	10	register number	X	X	X
16	11	register number	X	X	X
16	12	register number	X	X	X
16	13	register number	X	X	X
16	14	register number	X	X	X
16	15	register number	X	X	X
16	16	register number	X	X	X
16	17	register number	X	X	X
16	18	register number	X	X	X
16	19	register number	X	X	X
16	1A	register number	X	X	X
16	1B	register number	X	X	X
16	1C	register number	X	X	X
16	1D	register number	X	X	X
16	1E	register number	X	X	X
16	1F	register number	X	X	X



INSTRUCTION SET

The following paragraphs provide information about the addressing categories and instruction set of the MC68000.

ADDRESSING CATEGORIES

Effective address modes may be categorized by the ways in which they may be used. The following classifications will be used in the instruction definitions.

Data	If an effective address mode may be used to refer to data operands, it is considered a data addressing effective address mode.
Memory	If an effective address mode may be used to refer to memory operands, it is considered a memory addressing effective address mode.
Alterable	If an effective address mode may be used to refer to alterable (writable) operands, it is considered an alterable addressing effective address mode.
Control	If an effective address mode may be used to refer to memory operands without an associated size, it is considered a control addressing effective address mode.

Table 21 shows the various categories to which each of the effective address modes belong. Table 22 is the instruction set summary.

The status register addressing mode is not permitted unless it is explicitly mentioned as a legal addressing mode.

These categories may be combined, so that additional, more restrictive, classifications may be defined. For example, the instruction descriptions use such classifications as alterable memory or data alterable. The former refers to those addressing modes which are both alterable and memory addresses, and the latter refers to addressing modes which are both data and alterable.

INSTRUCTION PRE-FETCH

The MC68000 uses a 2-word tightly-coupled instruction prefetch mechanism to enhance performance. This mechanism is described in terms of the microcode operations involved. If the execution of an instruction is defined to begin when the microroutine for that instruction is entered, some features of the prefetch mechanism can be described.

- 1) When execution of an instruction begins, the operation word and the word following have already been fetched. The operation word is in the instruction decoder.
- 2) In the case of multi-word instructions, as each additional word of the instruction is used internally, a fetch is made to the instruction stream to replace it.
- 3) The last fetch from the instruction stream is made when the operation word is discarded and decoding is started on the next instruction.
- 4) If the instruction is a single-word instruction causing a branch, the second word is not used. But because this word is fetched by the preceding instruction, it is impossible to avoid this superfluous fetch. In the case of an interrupt or trace exception, both words are not used.
- 5) The program counter usually points to the last word fetched from the instruction stream.

TABLE 21 — EFFECTIVE ADDRESSING MODE CATEGORIES

Effective Address Modes	Mode	Register	Data	Addressing Categories		
				Memory	Control	Alterable
Dn	000	register number	X	—	—	X
An	001	register number	—	—	—	X
An@	010	register number	X	X	X	X
An@ +	011	register number	X	X	—	X
An@ -	100	register number	X	X	—	X
An@(d)	101	register number	X	X	X	X
An@(d, ix)	110	register number	X	X	X	X
xxx.W	111	000	X	X	X	X
xxx.L	111	001	X	X	X	X
PC@(d)	111	010	X	X	X	—
PC@(d, ix)	111	011	X	X	X	—
#xxx	111	100	X	X	—	—



TABLE 22 — INSTRUCTION SET

Mnemonic	Description	Operation	Condition Codes				
			X	N	Z	V	C
ABCD	Add Decimal with Extend	(Destination) ₁₀ + (Source) ₁₀ → Destination	*	U	*	U	*
ADD	Add Binary	(Destination) + (Source) → Destination	*	*	*	*	*
ADDA	Add Address	(Destination) + (Source) → Destination	—	—	—	—	—
ADDI	Add Immediate	(Destination) + Immediate Data → Destination	*	*	*	*	*
ADDQ	Add Quick	(Destination) + Immediate Data → Destination	*	*	*	*	*
ADDX	Add Extended	(Destination) + (Source) + X → Destination	*	*	*	*	*
AND	AND Logical	(Destination) Δ (Source) → Destination	—	*	*	0	0
ANDI	AND Immediate	(Destination) Δ Immediate Data → Destination	—	*	*	0	0
ASL, ASR	Arithmetic Shift	(Destination) Shifted by <count> → Destination	*	*	*	*	*
BCC	Branch Conditionally	If CC then PC + d → PC	—	—	—	—	—
BCHG	Test a Bit and Change	\sim (<bit number>) OF Destination → Z \sim (<bit number>) OF Destination → <bit number> OF Destination	—	—	*	—	—
BCLR	Test a Bit and Clear	\sim (<bit number>) OF Destination → Z 0 → <bit number> → OF Destination	—	—	*	—	—
BRA	Branch Always	PC + d → PC	—	—	—	—	—
BSET	Test a Bit and Set	\sim (<bit number>) OF Destination → Z 1 → <bit number> OF Destination	—	—	*	—	—
BSR	Branch to Subroutine	PC → SP@ - ; PC + d → PC	—	—	—	—	—
BTST	Test a Bit	\sim (<bit number>) OF Destination → Z	—	—	*	—	—
CHK	Check Register against Bounds	If Dn < 0 or Dn > (<ea>) then TRAP	—	*	U	U	U
CLR	Clear an Operand	0 → Destination	—	0	1	0	0
CMP	Compare	(Destination) - (Source)	—	*	*	*	*
CMPA	Compare Address	(Destination) - (Source)	—	*	*	*	*
CMPI	Compare Immediate	(Destination) - Immediate Data	—	*	*	*	*
CMPM	Compare Memory	(Destination) - (Source)	—	*	*	*	*
DBCC	Test Condition, Decrement and Branch	If \sim CC then Dn - 1 → Dn; if Dn \neq - 1 then PC + d → PC	—	—	—	—	—
DIVS	Signed Divide	(Destination)/(Source) → Destination	—	*	*	*	0
DIVU	Unsigned Divide	(Destination)/(Source) → Destination	—	*	*	*	0
EOR	Exclusive OR Logical	(Destination) \oplus (Source) → Destination	—	*	*	0	0
EORI	Exclusive OR Immediate	(Destination) \oplus Immediate Data → Destination	—	*	*	0	0
EXG	Exchange Register	Rx \leftrightarrow Ry	—	—	—	—	—
EXT	Sign Extend	(Destination) Sign-extended → Destination	—	*	*	0	0
JMP	Jump	Destination → PC	—	—	—	—	—
JSR	Jump to Subroutine	PC → SP@ - ; Destination → PC	—	—	—	—	—
LEA	Load Effective Address	Destination → An	—	—	—	—	—
LINK	Link and Allocate	An → SP@ - ; SP → An; SP + d → SP	—	—	—	—	—
LSL, LSR	Logical Shift	(Destination) Shifted by <count> → Destination	*	*	*	0	*
MOVE	Move Data from Source to Destination	(Source) → Destination	—	*	*	0	0
MOVE to CCR	Move to Condition Code	(Source) → CCR	*	*	*	*	*
MOVE to SR	Move to the Status Register	(Source) → SR	*	*	*	*	*

* affected 0 cleared U defined
 — unaffected 1 set



TABLE 22 — INSTRUCTION SET (CONTINUED)

Mnemonic	Description	Operation	Condition Codes				
			X	N	Z	V	C
MOVE from SR	Move from the Status Register	SR → Destination	-	-	-	-	-
MOVE USP	Move User Stack Pointer	USP → An; An → USP	-	-	-	-	-
MOVEA	Move Address	(Source) → Destination	-	-	-	-	-
MOVEM	Move Multiple Registers	Registers → Destination (Source) → Registers	-	-	-	-	-
MOVEP	Move Peripheral Data	(Source) → Destination	-	-	-	-	-
MOVEQ	Move Quick	Immediate Data → Destination	-	*	*	0	0
MULS	Signed Multiply	(Destination)*(Source) → Destination	-	*	*	0	0
MULU	Unsigned Multiply	(Destination)*(Source) → Destination	-	*	*	0	0
NBCD	Negate Decimal with Extend	0 - (Destination) ₁₀ - X → Destination	*	U	*	U	*
NEG	Negate	0 - (Destination) → Destination	*	*	*	*	*
NEGX	Negate with Extend	0 - (Destination) - X → Destination	*	*	*	*	*
NOP	No Operation	-	-	-	-	-	-
NOT	Logical Complement	~(Destination) → Destination	-	*	*	0	0
OR	Inclusive OR Logical	(Destination) v (Source) → Destination	-	*	*	0	0
ORI	Inclusive OR Immediate	(Destination) v Immediate Data → Destination	-	*	*	0	0
PEA	Push Effective Address	Destination → SP@ -	-	-	-	-	-
RESET	Reset External Devices	-	-	-	-	-	-
ROL, ROR	Rotate (Without Extend)	(Destination) Rotated by <count> → Destination	-	*	*	0	*
ROXL, ROXR	Rotate with Extend	(Destination) Rotated by <count> → Destination	*	*	*	0	*
RTE	Return from Exception	SP@ + → SR; SP@ + → PC	*	*	*	*	*
RTR	Return and Restore Condition Codes	SP@ + → CC; SP@ + → PC	*	*	*	*	*
RTS	Return from Subroutine	SP@ + → PC	-	-	-	-	-
SBCD	Subtract Decimal with Extend	(Destination) ₁₀ - (Source) ₁₀ - X → Destination	*	U	*	U	*
SCC	Set According to Condition	If CC then 1's → Destination else 0's → Destination	-	-	-	-	-
STOP	Load Status Register and Stop	Immediate Data → SR; STOP	*	*	*	*	*
SUB	Subtract Binary	(Destination) - (Source) → Destination	*	*	*	*	*
SUBA	Subtract Address	(Destination) - (Source) → Destination	-	-	-	-	-
SUBI	Subtract Immediate	(Destination) - Immediate Data → Destination	*	*	*	*	*
SUBQ	Subtract Quick	(Destination) - Immediate Data → Destination	*	*	*	*	*
SUBX	Subtract with Extend	(Destination) - (Source) - X → Destination	*	*	*	*	*
SWAP	Swap Register Halves	Register [31:16] ↔ Register [15:0]	-	*	*	0	0
TAS	Test and Set an Operand	(Destination) Tested → CC; 1 → [7] OF Destination	-	*	*	0	0
TRAP	Trap	PC → SSP@ - ; SR → SSP@ - ; (Vector) → PC	-	-	-	-	-
TRAPV	Trap on Overflow	If V then TRAP	-	-	-	-	-
TST	Test an Operand	(Destination) Tested → CC	-	*	*	0	0
UNLK	Unlink	An → SP; SP@ + → An	-	-	-	-	-

[] = bit number

* affected 0 cleared U defined
 - unaffected 1 set



INSTRUCTION EXECUTION TIMES

The following paragraphs contain listings of the instruction execution times in terms of external clock (CLK) periods. In this timing data, it is assumed that both memory read and write cycle times are four clock periods. Any wait states caused by a longer memory cycle must be added to the total instruction time. The number of bus read and write cycles for each instruction is also included with the timing data. This data is enclosed in parenthesis following the execution periods and is shown as: (r/w) where r is the number of read cycles and w is the number of write cycles.

NOTE

The number of periods includes instruction fetch and all applicable operand fetches and stores.

EFFECTIVE ADDRESS OPERAND CALCULATION TIMING

Table 23 lists the number of clock periods required to compute an instruction's effective address. It includes fetching of any extension words, the address computation, and fetching of the memory operand. The number of bus read and write cycles is shown in parenthesis as (r/w). Note there are no write cycles involved in processing the effective address.

MOVE INSTRUCTION CLOCK PERIODS

Tables 24 and 25 indicate the number of clock periods for the move instruction. This data includes instruction fetch, operand reads, and operand writes. The number of bus read and write cycles is shown in parenthesis as: (r/w).

STANDARD INSTRUCTION CLOCK PERIODS

The number of clock periods shown in Table 26 indicates the time required to perform the operations, store the results, and read the next instruction. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

In Table 26 the headings have the following meanings: An=address register operand, Dn=data register operand, ea=an operand specified by an effective address, and M=memory effective address operand.

IMMEDIATE INSTRUCTION CLOCK PERIODS

The number of clock periods shown in Table 27 includes the time to fetch immediate operands, perform the operations, store the results, and read the next operation. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

In Table 27, the headings have the following meanings: #=immediate operand, Dn=data register operand, An=address register operand, M=memory operand, and SR=status register.

SINGLE OPERAND INSTRUCTION CLOCK PERIODS

Table 28 indicates the number of clock periods for the single operand instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

TABLE 23 — EFFECTIVE ADDRESS CALCULATION TIMING

Addressing Mode		Byte, Word	Long
Register			
Dn	Data Register Direct	0(0/0)	0(0/0)
An	Address Register Direct	0(0/0)	0(0/0)
Memory			
An@	Address Register Indirect	4(1/0)	8(2/0)
An@ +	Address Register Indirect with Postincrement	4(1/0)	8(2/0)
An@ -	Address Register Indirect with Predecrement	6(1/0)	10(2/0)
An@(d)	Address Register Indirect with Displacement	8(2/0)	12(3/0)
An@(d, ix)*	Address Register Indirect with Index	10(2/0)	14(3/0)
xxx.W	Absolute Short	8(2/0)	12(3/0)
xxx.L	Absolute Long	12(3/0)	16(4/0)
PC@(d)	Program Counter with Displacement	8(2/0)	12(3/0)
PC@(d, ix)*	Program Counter with Index	10(2/0)	14(3/0)
#xxx	Immediate	4(1/0)	8(2/0)

*The size of the index register (ix) does not affect execution time.



TABLE 24 — MOVE BYTE AND WORD INSTRUCTION CLOCK PERIODS

Source	Destination								
	Dn	An	An@	An@ +	An@ -	An@(d)	An@(d,ix)*	xxx.W	xxx.L
Dn	4(1/0)	4(1/0)	8(1/1)	8(1/1)	8(1/1)	12(2/1)	14(2/1)	12(2/1)	16(3/1)
An	4(1/0)	4(1/0)	8(1/1)	8(1/1)	8(1/1)	12(2/1)	14(2/1)	12(2/1)	16(3/1)
An@	8(2/0)	8(2/0)	12(2/1)	12(2/1)	12(2/1)	16(3/1)	18(3/1)	16(3/1)	20(4/1)
An@ +	8(2/0)	8(2/0)	12(2/1)	12(2/1)	12(2/1)	16(3/1)	18(3/1)	16(3/1)	20(4/1)
An@ -	10(2/0)	10(2/0)	14(2/1)	14(2/1)	14(2/1)	18(3/1)	20(3/1)	18(3/1)	22(4/1)
An@(d)	12(3/0)	12(3/0)	16(3/1)	16(3/1)	16(3/1)	20(4/1)	22(4/1)	20(4/1)	24(5/1)
An@(d, ix)*	14(3/0)	14(3/0)	18(3/1)	18(3/1)	18(3/1)	22(4/1)	24(4/1)	22(4/1)	26(5/1)
xxx.W	12(3/0)	12(3/0)	16(3/1)	16(3/1)	16(3/1)	20(4/1)	22(4/1)	20(4/1)	24(5/1)
xxx.L	16(4/0)	16(4/0)	20(4/1)	20(4/1)	20(4/1)	24(5/1)	26(5/1)	24(5/1)	28(6/1)
PC@d)	12(3/0)	12(3/0)	16(3/1)	16(3/1)	16(3/1)	20(4/1)	22(4/1)	20(4/1)	24(5/1)
PC@d, ix)*	14(3/0)	14(3/0)	18(3/1)	18(3/1)	18(3/1)	22(4/1)	24(4/1)	22(4/1)	26(5/1)
#xxx	8(2/0)	8(2/0)	12(2/1)	12(2/1)	12(2/1)	16(3/1)	18(3/1)	16(3/1)	20(4/1)

The size of the index register (ix) does not affect execution time.

TABLE 25 — MOVE LONG INSTRUCTION CLOCK PERIODS

Source	Destination								
	Dn	An	An@	An@ +	An@ -	An@(d)	An@(d,ix)*	xxx.W	xxx.L
Dn	4(1/0)	4(1/0)	12(1/2)	12(1/2)	14(1/2)	16(2/2)	18(2/2)	16(2/2)	20(3/2)
An	4(1/0)	4(1/0)	12(1/2)	12(1/2)	14(1/2)	16(2/2)	18(2/2)	16(2/2)	20(3/2)
An@	12(3/0)	12(3/0)	20(3/2)	20(3/2)	20(3/2)	24(4/2)	26(4/2)	24(4/2)	28(5/2)
An@ +	12(3/0)	12(3/0)	20(3/2)	20(3/2)	20(3/2)	24(4/2)	26(4/2)	24(4/2)	28(5/2)
An@ -	14(3/0)	14(3/0)	22(3/2)	22(3/2)	22(3/2)	26(4/2)	28(4/2)	26(4/2)	30(5/2)
An@(d)	16(4/0)	16(4/0)	24(4/2)	24(4/2)	24(4/2)	28(5/2)	30(5/2)	28(5/2)	32(6/2)
An@(d, ix)*	18(4/0)	18(4/0)	26(4/2)	26(4/2)	26(4/2)	30(5/2)	32(5/2)	30(5/2)	34(6/2)
xxx.W	16(4/0)	16(4/0)	24(4/2)	24(4/2)	24(4/2)	28(5/2)	30(5/2)	28(5/2)	32(6/2)
xxx.L	20(5/0)	20(5/0)	28(5/2)	28(5/2)	28(5/2)	32(6/2)	34(6/2)	32(6/2)	36(7/2)
PC@d)	16(4/0)	16(4/0)	24(4/2)	24(4/2)	24(4/2)	28(5/2)	30(5/2)	28(5/2)	32(6/2)
PC@d, ix)*	18(4/0)	18(4/0)	26(4/2)	26(4/2)	26(4/2)	30(5/2)	32(5/2)	30(5/2)	34(6/2)
#xxx	12(3/0)	12(3/0)	20(3/2)	20(3/2)	20(3/2)	24(4/2)	26(4/2)	24(4/2)	28(5/2)

*The size of the index register (ix) does not affect execution time.

TABLE 26 — STANDARD INSTRUCTION CLOCK PERIODS

Instruction	Size	op <ea>, An	op <ea>, Dn	op Dn, <M>
ADD	Byte, Word	8(1/0) +	4(1/0) +	8(1/1) +
	Long	6(1/0) + **	6(1/0) + **	12(1/2) +
AND	Byte, Word	—	4(1/0) +	8(1/1) +
	Long	—	6(1/0) + **	12(1/2) +
CMP	Byte, Word	6(1/0) +	4(1/0) +	—
	Long	6(1/0) +	6(1/0) +	—
DIVS	—	—	158(1/0) + *	—
DIVU	—	—	140(1/0) + *	—
EOR	Byte, Word	—	4(1/0)***	8(1/1) +
	Long	—	8(1/0)***	12(1/2) +
MULS	—	—	70(1/0) + *	—
MULU	—	—	70(1/0) + *	—
OR	Byte, Word	—	4(1/0) +	8(1/1) +
	Long	—	6(1/0) + **	12(1/1) +
SUB	Byte, Word	8(1/0) +	4(1/0) +	8(1/1) +
	Long	6(1/0) + **	6(1/0) + **	12(1/2) +

+ add effective address calculation time ** total of 8 clock periods for instruction if the effective address is register direct

* indicates maximum value

*** only available effective address mode is data register direct



TABLE 27 — IMMEDIATE INSTRUCTION CLOCK PERIODS

Instruction	Size	op #, Dn	op #, An	op #, M
ADDI	Byte, Word	8(2/0)	—	12(2/1) +
	Long	16(3/0)	—	20(3/2) +
ADDQ	Byte, Word	4(1/0)	8(1/0)*	8(1/1) +
	Long	8(1/0)	8(1/0)	12(1/2) +
ANDI	Byte, Word	8(2/0)	—	12(2/1) +
	Long	16(3/0)	—	20(3/1) +
CMPI	Byte, Word	8(2/0)	8(2/0)	8(2/0) +
	Long	14(3/0)	14(3/0)	12(3/0) +
EORI	Byte, Word	8(2/0)	—	12(2/1) +
	Long	16(3/0)	—	20(3/2) +
MOVEQ	Long	4(1/0)	—	—
ORI	Byte, Word	8(2/0)	—	12(2/1) +
	Long	16(3/0)	—	20(3/2) +
SUBI	Byte, Word	8(2/0)	—	12(2/1) +
	Long	16(3/0)	—	20(3/2) +
SUBQ	Byte, Word	4(1/0)	8(1/0)*	8(1/1) +
	Long	8(1/0)	8(1/0)	12(1/2) +

+ add effective address calculation time

*word only

TABLE 28 — SINGLE OPERAND INSTRUCTION CLOCK PERIODS

Instruction	Size	Register	Memory
CLR	Byte, Word	4(1/0)	8(1/1) +
	Long	6(1/0)	12(1/2) +
NBCD	Byte	6(1/0)	8(1/1) +
NEG	Byte, Word	4(1/0)	8(1/1) +
	Long	6(1/0)	12(1/2) +
NEGX	Byte, Word	4(1/0)	8(1/1) +
	Long	6(1/0)	12(1/2) +
NOT	Byte, Word	4(1/0)	8(1/1) +
	Long	6(1/0)	12(1/2) +
SCC	Byte, False	4(1/0)	8(1/1) +
	Byte, True	6(1/0)	8(1/1) +
TAS	Byte	4(1/0)	10(1/1) +
TST	Byte, Word	4(1/0)	4(1/0)
	Long	4(1/0)	4(1/0) +

+ add effective address calculation time

SHIFT/ROTATE INSTRUCTION CLOCK PERIODS

Table 29 indicates the number of clock periods for the shift and rotate instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

BIT MANIPULATION INSTRUCTION CLOCK PERIODS

Table 30 indicates the number of clock periods required for the bit manipulation instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

CONDITIONAL INSTRUCTION CLOCK PERIODS

Table 31 indicates the number of clock periods required for the conditional instructions. The number of bus read and write cycles is indicated in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

JMP, JSR, LEA, PEA, MOVEM INSTRUCTION CLOCK PERIODS

Table 32 indicates the number of clock periods required for the jump, jump to subroutine, load effective address, push effective address, and move multiple registers instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w).



TABLE 29 — SHIFT/ROTATE INSTRUCTION CLOCK PERIODS

Instruction	Size	Register	Memory
ASR, ASL	Byte, Word	6 + 2n(1/0)	8(1/1) +
	Long	8 + 2n(1/0)	—
LSR, LSL	Byte, Word	6 + 2n(1/0)	8(1/1) +
	Long	8 + 2n(1/0)	—
ROR, ROL	Byte, Word	6 + 2n(1/0)	8(1/1) +
	Long	8 + 2n(1/0)	—
ROXR, ROXL	Byte, Word	6 + 2n(1/0)	8(1/1) +
	Long	8 + 2n(1/0)	—

TABLE 30 — BIT MANIPULATION INSTRUCTION CLOCK PERIODS

Instruction	Size	Dynamic		Static	
		Register	Memory	Register	Memory
BCHG	Byte	—	8(1/1) +	—	12(2/1) +
	Long	8(1/0)*	—	12(2/0)*	—
BCLR	Byte	—	8(1/1) +	—	12(2/1) +
	Long	10(1/0)*	—	14(2/0)*	—
BSET	Byte	—	8(1/1) +	—	12(2/1) +
	Long	8(1/0)*	—	12(2/0)*	—
BTST	Byte	—	4(1/0) +	—	8(2/0) +
	Long	6(1/0)	—	10(2/0)	—

+ add effective address calculation time

* indicates maximum value

TABLE 31 — CONDITIONAL INSTRUCTION CLOCK PERIODS

Instruction	Displacement	Trap or Branch	
		Taken	Not Taken
BCC	Byte	10(2/0)	8(1/0)
	Word	10(2/0)	12(2/0)
BRA	Byte	10(2/0)	—
	Word	10(2/0)	—
BSR	Byte	18(2/2)	—
	Word	18(2/2)	—
DBCC	CC true	—	12(2/0)
	CC false	10(2/0)	14(3/0)
CHK	—	40(5/3) + *	8(1/0) +
TRAP	—	34(4/3)	—
TRAPV	—	34(5/3)	4(1/0)

+ add effective address calculation time

* indicates maximum value



TABLE 32 — JMP, JSR, LEA, PEA, MOVEM INSTRUCTION CLOCK PERIODS

Instr	Size	An@	An@ +	An@ -	An@(d)	An@(d, ix) *	xxx.W	xxx.L	PC@(d)	PC@(d, ix)*
JMP	—	8(2/0)	—	—	10(2/0)	14(3/0)	10(2/0)	12(3/0)	10(2/0)	14(3/0)
JSR	—	16(2/2)	—	—	18(2/2)	22(2/2)	18(2/2)	20(3/2)	18(2/2)	22(2/2)
LEA	—	4(1/0)	—	—	8(2/0)	12(2/0)	8(2/0)	12(3/0)	8(2/0)	12(2/0)
PEA	—	12(1/2)	—	—	16(2/2)	20(2/2)	16(2/2)	20(3/2)	16(2/2)	20(2/2)
MOVEM	Word	12 + 4n (3 + n/0)	12 + 4n (3 + n/0)	—	16 + 4n (4 + n/0)	18 + 4n (4 + n/0)	16 + 4n (4 + n/0)	20 + 4n (5 + n/0)	16 + 4n (4 + n/0)	18 + 4n (4 + n/0)
M → R	Long	12 + 8n (3 + 2n/0)	12 + 8n (3 + 2n/0)	—	16 + 8n (4 + 2n/0)	18 + 8n (4 + 2n/0)	16 + 8n (4 + 2n/0)	20 + 8n (5 + 2n/0)	16 + 8n (4 + 2n/0)	18 + 8n (4 + 2n/0)
MOVEM	Word	8 + 5n (2/n)	—	8 + 5n (2/n)	12 + 5n (3/n)	14 + 5n (3/n)	12 + 5n (3/n)	16 + 5n (4/n)	—	—
R → M	Long	8 + 10n (2/2n)	—	8 + 10n (2/2n)	12 + 10n (3/2n)	14 + 10n (3/2n)	12 + 10n (3/2n)	16 + 10n (4/2n)	—	—

n is the number of registers to move

* is the size of the index register (ix) does not affect the instruction's execution time

MULTI-PRECISION INSTRUCTION CLOCK PERIODS

Table 33 indicates the number of clock periods for the multi-precision instructions. The number of clock periods includes the time to fetch both operands, perform the operations, store the results, and read the next instructions. The

number of read and write cycles is shown in parenthesis as: (r/w).

In Table 33, the headings have the following meanings: Dn = data register operand and M = memory operand.

TABLE 33 — MULTI-PRECISION INSTRUCTION CLOCK PERIODS

Instruction	Size	op Dn, Dn	op M, M
ADDX	Byte, Word	4(1/0)	18(3/1)
	Long	8(1/0)	30(5/2)
CMPM	Byte, Word	—	12(3/0)
	Long	—	20(5/0)
SUBX	Byte, Word	4(1/0)	18(3/1)
	Long	8(1/0)	30(5/2)
ABCD	Byte	6(1/0)	18(3/1)
SBCD	Byte	6(1/0)	18(3/1)

MISCELLANEOUS INSTRUCTION CLOCK PERIODS

Table 34 indicates the number of clock periods for the following miscellaneous instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods plus the number of read and write cycles must be added to those of the effective address calculation where indicated.

EXCEPTION PROCESSING CLOCK PERIODS

Table 35 indicates the number of clock periods for exception processing. The number of clock periods includes the time for all stacking, the vector fetch, and the fetch of the first instruction of the handler routine. The number of bus read and write cycles is shown in parenthesis as: (r/w).



TABLE 34 — MISCELLANEOUS INSTRUCTION CLOCK PERIODS

Instruction	Size	Register	Memory	Register → Memory	Memory → Register
MOVE from SR	—	6(1/0)	8(1/1) +	—	—
MOVE to CCR	—	12(2/0)	12(2/0) +	—	—
MOVE to SR	—	12(2/0)	12(2/0) +	—	—
MOVEP	Word	—	—	16(2/2)	16(4/0)
	Long	—	—	24(2/4)	24(6/0)
EXG	—	6(1/0)	—	—	—
EXT	Word	4(1/0)	—	—	—
	Long	4(1/0)	—	—	—
LINK	—	16(2/2)	—	—	—
MOVE from USP	—	4(1/0)	—	—	—
MOVE to USP	—	4(1/0)	—	—	—
NOP	—	4(1/0)	—	—	—
RESET	—	132(1/0)	—	—	—
RTE	—	20(5/0)	—	—	—
RTR	—	20(5/0)	—	—	—
RTS	—	16(4/0)	—	—	—
STOP	—	4(0/0)	—	—	—
SWAP	—	4(1/0)	—	—	—
UNLK	—	12(3/0)	—	—	—


+ add effective address calculation time

TABLE 35 — EXCEPTION PROCESSING CLOCK PERIODS

Exception	Periods
Address Error	50(4/7)
Bus Error	50(4/7)
Interrupt	44(5/3)*
Illegal Instruction	34(4/3)
Privileged Instruction	34(4/3)
Trace	34(4/3)

*The interrupt acknowledge bus cycle is assumed to take four external clock periods

PACKAGE DIMENSIONS



NOTES:

1. DIMENSION [A] IS DATUM.
2. POSITIONAL TOLERANCE FOR LEADS:
 $\oplus 0.25 (0.010) \text{ (M) T A (M)}$
3. [T] IS SEATING PLANE.
4. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
5. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	80.52	82.04	3.170	3.230
B	22.25	22.96	0.876	0.904
C	3.05	4.32	0.120	0.170
D	0.38	0.53	0.015	0.021
F	0.76	1.40	0.030	0.055
G	2.54 BSC		0.100 BSC	
J	0.20	0.33	0.008	0.013
K	2.54	4.19	0.100	0.165
L	22.61	23.11	0.890	0.910
M	—	10°	—	10°
N	1.02	1.52	0.040	0.060

CASE 746-01

Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.



MOTOROLA Semiconductor Products Inc.

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721 • A SUBSIDIARY OF MOTOROLA INC.

A P P E N D I X B

MC68661 ENHANCED PROGRAMMABLE COMMUNICATION INTERFACE

A P P E N D I X B

MC68681 SHARFORD PROGRAMMABLE COMMUNICATION INTERFACE



MOTOROLA

SEMICONDUCTORS

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721

Advance Information

ENHANCED PROGRAMMABLE COMMUNICATIONS INTERFACE (EPCI)

The MC2661/MC68661, Enhanced Programmable Communications Interface (EPCI), is a universal synchronous/asynchronous data communications controller chip that is an enhanced version of the Signetics 2651. The EPCI directly interfaces to most 8-bit MPUs and easily to the MC68000 MPU and other 16-bit MPUs. It may be used in either a polled or interrupt driven system. Programmed instructions can be accepted from the host MPU while supporting many synchronous or asynchronous serial-data communication protocols in a full or half-duplex mode. Special support for BISYNC is provided.

The EPCI converts parallel data characters, accepted from the microprocessor data bus, into transmit-serial data. Simultaneously, the EPCI can convert receive-serial data to parallel data characters for input to the microprocessor.

A baud rate generator in the EPCI can be programmed to either accept an external clock, or to generate internal transmit or receive clocks. Sixteen different baud rates can be selected under program control when operating in the internal clock mode. Each version of the EPCI (A, B, C) has a different set of baud rates.

FEATURES

● Synchronous Operation

- Single or Double SYN Operation
- Internal or External Character Synchronization
- Transparent or Non-transparent Mode
- Transparent Mode DLE Stuffing (Tx) and Detection (Rx)
- Automatic SYN or DLE-SYN Insertion
- SYN, DLE, and DLE-SYN Stripping
- Baud Rate: dc to 1M bps (1X Clock)

● Asynchronous Operation

- 1, 1½, or 2 Stop Bits Transmitted
- Parity, Overrun, and Framing Error Detection
- Line Break Detection and Generation
- False Start Bit Detection
- Automatic Serial Echo Mode (Echoplex)
- Baud Rate: dc 1M bps (1X Clock)
dc to 62.5k bps (16X Clock)
dc to 15.625k bps (64X Clock)

● Common Features

- Internal or External Baud Rate Clock; No System Clock Required
- 3 Baud Rate Sets (A, B, C); 16 Internal Rates for Each Set
- 5- to 8-Bit Characters plus parity; Odd, Even, or No Parity
- Double Buffered Transmitter and Receiver
- Dynamic Character Length Switching
- Full- or Half-Duplex Operation
- Local or Remote Maintenance Loop-Back Mode
- TTL-Compatible Inputs and Outputs
- Rx/C and Tx/C Pins and Short Circuit Protected
- 3 Open-Drain MOS Outputs can be Wire ORed
- Single 5 V Power Supply

● Applications

- Intelligent Terminals
- Network Processors
- Front End Processors
- Remote Data Concentrators
- Computer-to-Computer Links
- Serial Peripherals
- BISYNC Adaptors

MC2661A/MC68661A

(Baud Rate Set A)

MC2661B/MC68661B

(Baud Rate Set B)


MC2661C/MC68661C

(Baud Rate Set C)


MOS

(N-CHANNEL, SILICON-GATE)


ENHANCED PROGRAMMABLE COMMUNICATIONS INTERFACE (EPCI)



L SUFFIX
CERAMIC PACKAGE
CASE 719




P SUFFIX
PLASTIC PACKAGE
CASE 710




C SUFFIX
CERDIP PACKAGE
CASE 733

PIN ASSIGNMENT



BLOCK DIAGRAM



BLOCK DIAGRAM

The EPCI consists of six major sections. These are the transmitter, receiver, timing, operation control, modem control and SYN/DLE control. These sections communicate with each other via an internal data bus and an internal control bus. The internal data bus interfaces to the microprocessor data bus via a data bus buffer.

Operation Control

This functional block stores configuration and operation commands from the CPU and generates appropriate signals to various internal sections to control the overall device operation. It contains read and write circuits to permit communications with the microprocessor via the data bus and contains mode registers 1 and 2, the command register, and the status register. Details of register addressing and protocol are presented in the EPCI programming section of this data sheet.

Table 1 BAUD RATE GENERATOR CHARACTERISTICS Set A (BRCLK = 4.9152MHz)

MR23-20	BAUD RATE	ACTUAL FREQUENCY 16X CLOCK	PERCENT ERROR	DIVISOR
0000	50	0.8kHz	-	6144
0001	75	1.2	-	4096
0010	110	1.7598	-0.01	2793
0011	134.5	2.152	-	2284
0100	150	2.4	-	2048
0101	200	3.2	-	1536
0110	300	4.8	-	1024
0111	600	9.6	-	512
1000	1050	16.8329	0.196	292
1001	1200	19.2	-	256
1010	1800	28.7438	-0.19	171
1011	2000	31.9168	-0.26	154
1100	2400	38.4	-	128
1101	4800	76.8	-	64
1110	9600	153.6	-	32
1111	19200	307.2	-	16



Timing

The EPCI contains a baud rate generator (BRG) which is programmable to accept external transmit or receive clocks or to divide an external clock to perform data communications. The unit can generate 16 commonly used baud rates, any one of which can be selected for full duplex operation. See table 1.

Receiver

The receiver accepts serial data on the RxD pin, converts this serial input to parallel format, checks for bits or characters that are unique to the communication technique and sends an "assembled" character to the CPU.

Transmitter

The transmitter accepts parallel data from the CPU, converts it to a serial bit stream, inserts the appropriate characters or bits (based on the communication technique) and outputs a composite serial stream of data on the TxD output pin.

Modem Control

The modem control section provides interfacing for three input signals and three output signals used for "handshaking" and status indication between the CPU and a modem.

SYN/DLE Control

This section contains control circuitry and three 8-bit registers storing the SYN1, SYN2, and DLE characters provided by the CPU. These registers are used in the synchronous mode of operation to provide the characters required for synchronization, idle fill and data transparency.

Table 1 BAUD RATE GENERATOR CHARACTERISTICS (Cont'd)
Set B (BRCLK = 4.9152MHz)

MR23-20	BAUD RATE	ACTUAL FREQUENCY 16X CLOCK	PERCENT ERROR	DIVISOR
0000	45.5	0.7279kHz	0.005	6752
0001	50	0.8	-	6144
0010	75	1.2	-	4096
0011	110	1.7598	-0.01	2793
0100	134.5	2.152	-	2284
0101	150	2.4	-	2048
0110	300	4.8	-	1024
0111	600	9.6	-	512
1000	1200	19.2	-	256
1001	1800	28.7438	-0.19	171
1010	2000	31.9168	-0.26	154
1011	2400	38.4	-	128
1100	4800	76.8	-	64
1101	9600	153.6	-	32
1110	19200	307.2	-	16
1111	38400	614.4	-	8

Set C (BRCLK = 5.0688MHz)

MR23-20	BAUD RATE	ACTUAL FREQUENCY 16X CLOCK	PERCENT ERROR	DIVISOR
0000	50	0.8kHz	-	6336
0001	75	1.2	-	4224
0010	110	1.76	-	2880
0011	134.5	2.1523	0.016	2355
0100	150	2.4	-	2112
0101	300	4.8	-	1056
0110	600	9.6	-	528
0111	1200	19.2	-	264
1000	1800	28.8	-	176
1001	2000	32.081	0.253	158
1010	2400	38.4	-	132
1011	3600	57.6	-	88
1100	4800	76.8	-	66
1101	7200	115.2	-	44
1110	9600	153.6	-	33
1111	19200	316.8	3.125	16

NOTE
16X clock is used in asynchronous mode. In synchronous mode, clock multiplier is 1X and BRG can be used only for TxC.

ORDERING CODE

PACKAGES	COMMERCIAL RANGES V _{CC} = 5V ±5%, T _A = 0°C to 70°C
Ceramic DIP	MC2661A/MC68661A MC2661B/MC68661B MC2661C/MC68661C See table 1 for baud rates
Plastic DIP	MC2661A/MC68661A MC2661B/MC68661B MC2661C/MC68661C See table 1 for baud rates



Table 2 CPU-RELATED SIGNALS

PIN NAME	PIN NO.	INPUT/ OUTPUT	FUNCTION
V _{CC}	26	I	+5V supply input
GND	4	I	Ground
RESET	21	I	A high on this input performs a master reset on the 2661. This signal asynchronously terminates any device activity and clears the mode, command and status registers. The device assumes the idle state and remains there until initialized with the appropriate control words.
A ₁ -A ₀	10,12	I	Address lines used to select internal EPCI registers.
\bar{R}/W	13	I	Read command when low, write command when high.
\bar{CE}	11	I	Chip enable command. When low, indicates that control and data lines to the EPCI are valid and that the operation specified by the \bar{R}/W , A ₁ and A ₀ inputs should be performed. When high, places the D ₀ -D ₇ lines in the three-state condition.
D ₇ -D ₀	8,7,6,5, 2,1,28,17	I/O	8-bit, three-state data bus used to transfer commands, data and status between EPCI and the CPU. D ₀ is the least significant bit; D ₇ the most significant bit.
$\bar{T}xRDY$	15	O	This output is the complement of status register bit SR0. When low, it indicates that the transmit data holding register (THR) is ready to accept a data character from the CPU. It goes high when the data character is loaded. This output is valid only when the transmitter is enabled. It is an open drain output which can be used as an interrupt to the CPU.
$\bar{R}xRDY$	14	O	This output is the complement of status register bit SR1. When low, it indicates that the receive data holding register (RHR) has a character ready for input to the CPU. It goes high when the RHR is read by the CPU, and also when the receiver is disabled. It is an open drain output which can be used as an interrupt to the CPU.
$\bar{T}xEMT/DSCHG$	18	O	This output is the complement of status register bit SR2. When low, it indicates that the transmitter has completed serialization of the last character loaded by the CPU, or that a change of state of the \bar{DSR} or \bar{DCD} inputs has occurred. This output goes high when the status register is read by the CPU, if the TxEMT condition does not exist. Otherwise, the THR must be loaded by the CPU for this line to go high. It is an open drain output which can be used as an interrupt to the CPU.

OPERATION

The functional operation of the 2661 is programmed by a set of control words supplied by the CPU. These control words specify items such as synchronous or asynchronous mode, baud rate, number of bits per character, etc. The programming procedure is described in the EPCI programming section of the data sheet.

After programming, the EPCI is ready to perform the desired communications functions. The receiver performs serial to parallel conversion of data received from a modem or equivalent device. The transmitter converts parallel data received from the CPU to a serial bit stream. These actions are accomplished within the framework specified by the control words.

Receiver

The 2661 is conditioned to receive data when the \bar{DCD} input is low and the RxEN bit in the command register is true. In the asynchronous mode, the receiver looks for a high to low (mark to space) transition of the start bit on the RxD input line. If a transition is detected, the state of the RxD line is sampled again after a delay of one-half of a bit time. If RxD is now high, the search for a valid start bit is begun again. If RxD is still low, a valid start bit is assumed and the receiver continues to sample the input line at one bit time intervals until the proper number of data bits, the parity bit, and one stop bit have been assembled. The data are then transferred to the receive data holding register, the RxRDY bit in the status register is set, and the $\bar{R}xRDY$ output is asserted. If the character length is less than 8 bits, the high order unused bits in the holding register are set to zero. The parity error, framing error, and overrun error status bits are strobed into the status register on the positive going edge of $\bar{R}xC$ corresponding to the received character boundary. If the stop bit is present, the receiver will immediately begin its search for the next start bit. If the stop bit is absent (framing error), the receiver will interpret a space as a start bit if it persists into the next bit time interval. If a break condition is detected (RxD is low for the entire character as well as the stop bit), only one character consisting of all zeros (with the FE status bit SR5 set) will be transferred to the holding register. The RxD input must return to a high condition before a search for the next start bit begins.

Pin 25 can be programmed to be a break detect output by appropriate setting of MR27-MR24. If so, a detected break will cause that pin to go high. When RxD returns to mark for one RxC time, pin 25 will go low. Refer to the break detection timing diagram.



Table 3 DEVICE-RELATED SIGNALS

PIN NAME	PIN NO.	INPUT/ OUTPUT	FUNCTION
BRCLK	20	I	Clock input to the internal baud rate generator (see table 1). Not required if external receiver and transmitter clocks are used.
* $\overline{\text{RxC}}$ /BKDET	25	I/O	Receiver clock. If external receiver clock is programmed, this input controls the rate at which the character is to be received. Its frequency is 1X, 16X or 64X the baud rate, as programmed by mode register 1. Data are sampled on the rising edge of the clock. If internal receiver clock is programmed, this pin can be a 1X/16X clock or a break detect output pin.
* $\overline{\text{TxC}}$ /XSYNC	9	I/O	Transmitter clock. If external transmitter clock is programmed, this input controls the rate at which the character is transmitted. Its frequency is 1X, 16X or 64X the baud rate, as programmed by mode register 1. The transmitted data changes on the falling edge of the clock. If internal transmitter clock is programmed, this pin can be a 1X/16X clock output or an external jam synchronization input.
RxD	3	I	Serial data input to the receiver. "Mark" is high, "space" is low.
TxD	19	O	Serial data output from the transmitter. "Mark" is high, "space" is low. Held in mark condition when the transmitter is disabled.
$\overline{\text{DSR}}$	22	I	General purpose input which can be used for data set ready or ring indicator condition. Its complement appears as status register bit SR7. Causes a low output on $\overline{\text{TxE}}/\overline{\text{DSC}}\overline{\text{H}}$ when its state changes if CR2 or CR0 = 1.
$\overline{\text{DCD}}$	16	I	Data carrier detect input. Must be low in order for the receiver to operate. Its complement appears as status register bit SR6. Causes a low output on $\overline{\text{TxE}}/\overline{\text{DSC}}\overline{\text{H}}$ when its state changes if CR2 or CR0 = 1. If $\overline{\text{DCD}}$ goes high while receiving, the RxC is internally inhibited.
$\overline{\text{CTS}}$	17	I	Clear to send input. Must be low in order for the transmitter to operate. If it goes high during transmission, the character in the transmit shift register will be transmitted before termination.
$\overline{\text{DTR}}$	24	O	General purpose output which is the complement of command register bit CR1. Normally used to indicate data terminal ready.
$\overline{\text{RTS}}$	23	O	General purpose output which is the complement of command register bit CR5. Normally used to indicate request to send. If the transmit shift register is not empty when CR5 is reset (1 to 0), then $\overline{\text{RTS}}$ will go high one TxC time after the last serial bit is transmitted.

NOTE

* $\overline{\text{RxC}}$ and $\overline{\text{TxC}}$ outputs have short circuit protection max. $C_L = 100\text{pF}$. Outputs become open circuited upon detection of a zero pulled high or a one pulled low.

When the EPCI is initialized into the synchronous mode, the receiver first enters the hunt mode on a 0 to 1 transition of $\overline{\text{RxC}}$ (CR2). In this mode, as data are shifted into the receiver shift register a bit at a time, the contents of the register are compared to the contents of the SYN1 register. If the two are not equal, the next bit is shifted in and the comparison is repeated. When the two registers match, the hunt mode is terminated and character assembly mode begins. If single SYN operation is programmed, the SYN DETECT status bit is set. If double SYN operation is programmed, the first character assembled after SYN1 must be SYN2 in order for the SYN DETECT bit to be set. Otherwise, the EPCI returns to the hunt mode. (Note that the sequence SYN1-SYN1-SYN2 will not achieve synchronization.) When synchronization has been achieved, the EPCI continues to assemble characters and transfer them to the holding register, setting the $\overline{\text{RxDY}}$ status bit and asserting the $\overline{\text{RxDY}}$ output each time a character is transferred. The PE and OE status bits are set as appropriate. Further receipt of the appropriate SYN sequence sets the SYN DETECT status bit. If the SYN stripping mode is commanded, SYN characters are not transferred to the holding register. Note that the SYN characters used to establish initial synchronization are not transferred to the holding register in any case.

External jam synchronization can be achieved via pin 9 by appropriate setting of MR27-MR24. When pin 9 is an XSYNC input, the internal SYN1, SYN1-SYN2, and DLE-SYN1 detection is disabled. Each positive going signal on XSYNC will cause the receiver to establish synchronization on the rising edge of the next $\overline{\text{RxC}}$ pulse. Character assembly will start with the RxD input at this edge. XSYNC may be lowered on the next rising edge of $\overline{\text{RxC}}$. This external synchronization will cause the SYN DETECT status bit to be set until the status register is read. Refer to XSYNC timing diagram.

Transmitter

The EPCI is conditioned to transmit data when the $\overline{\text{CTS}}$ input is low and the TxEN command register bit is set. The 2661 indicates to the CPU that it can accept a character for transmission by setting the $\overline{\text{TxDY}}$ status bit and asserting the $\overline{\text{TxDY}}$ output. When the CPU writes a character into the transmit data holding register, these conditions are negated. Data are transferred from the holding register to the transmit shift register when it is idle or has completed transmission of the previous character. The $\overline{\text{TxDY}}$ conditions are then asserted again. Thus, one full character time of buffering is provided.



In the asynchronous mode, the transmitter automatically sends a start bit followed by the programmed number of data bits, the least significant bit being sent first. It then appends an optional odd or even parity bit and the programmed number of stop bits. If, following transmission of the data bits, a new character is not available in the transmit holding register, the TxD output remains in the marking (high) condition and the TxEMT/DSCHG output and its corresponding status bit are asserted. Transmission resumes when the CPU loads a new character into the holding register. The transmitter can be forced to output a continuous low (BREAK) condition by setting the send break command bit (CR3) high.

In the synchronous mode, when the 2661 is initially conditioned to transmit, the TxD output remains high and the TxRDY condition is asserted until the first character to be transmitted (usually a SYN character) is loaded by the CPU. Subsequent to this, a continuous stream of characters is transmitted. No extra bits (other than parity, if commanded) are generated by the EPCI unless the CPU fails to send a new character to the EPCI by the time the transmitter has completed sending the previous character. Since synchronous communication does not allow gaps between characters, the EPCI asserts TxEMT and automatically "fills" the gap by transmitting SYN1s, SYN1-SYN2 doublets, or DLE-SYN1 doublets, depending on the state of MR16 and MR17. Normal transmission of the message resumes when a new character is available in the transmit data holding register. If the SEND DLE bit in the command register is true, the DLE character is automatically transmitted prior to transmission of the message character in the THR.

EPCI PROGRAMMING

Prior to initiating data communications, the 2661 operational mode must be programmed by performing write operations to the mode and command registers. In addition, if synchronous operation is programmed, the appropriate SYN/DLE registers must be loaded. The EPCI can be reconfigured at any time during program execution. A flowchart of the initialization process appears in figure 1.

The internal registers of the EPCI are accessed by applying specific signals to the CE, R/W, A1 and A0 inputs. The conditions necessary to address each register are shown in table 4.

The SYN1, SYN2, and DLE registers are accessed by performing write operations with the conditions A1 = 0, A0 = 1, and

Table 4 MC2661/MC68661 REGISTER ADDRESSING

CE	A1	A0	R/W	FUNCTION
1	X	X	X	Three-state data bus
0	0	0	0	Read receive holding register
0	0	0	1	Write transmit holding register
0	0	1	0	Read status register
0	0	1	1	Write SYN1/SYN2/DLE registers
0	1	0	0	Read mode registers 1/2
0	1	0	1	Write mode registers 1/2
0	1	1	0	Read command register
0	1	1	1	Write command register

NOTE
See AC characteristics section for timing requirements.

MC2661/MC68661 INITIALIZATION FLOW CHART




Figure 1



R/W = 1. The first operation loads the SYN1 register. The next loads the SYN2 register, and the third loads the DLE register. Reading or loading the mode registers is done in a similar manner. The first write (or read) operation addresses mode register 1, and a subsequent operation addresses mode register 2. If more than the required number of accesses are made, the internal sequencer recycles to point at the first register. The pointers are reset to SYN1 register and mode register 1 by a RESET input or by performing a read command register operation, but are unaffected by any other read or write operation.

The 2661 register formats are summarized in tables 5, 6, 7 and 8. Mode registers 1 and 2 define the general operational characteristics of the EPCI, while the command register controls the operation within this basic framework. The EPCI indicates its status in the status register. These registers are cleared when a RESET input is applied.

Mode Register 1 (MR1)

Table 5 illustrates Mode Register 1. Bits MR11 and MR10 select the communication format and baud rate multiplier. 00 specifies synchronous mode and 1X multiplier. 1X, 16X, and 64X multipliers are programmable for asynchronous format. However, the multiplier in asynchronous format applies only if the external clock input option is selected by MR24 or MR25.

MR13 and MR12 select a character length of 5, 6, 7 or 8 bits. The character length does not include the parity bit, if programmed, and does not include the start and stop bits in asynchronous mode.

MR14 controls parity generation. If enabled, a parity bit is added to the transmitted char-

acter and the receiver performs a parity check on incoming data. MR15 selects odd or even parity when parity is enabled by MR14.

In asynchronous mode, MR17 and MR16 select character framing of 1, 1.5, or 2 stop bits. (If 1X baud rate is programmed, 1.5 stop bits defaults to 1 stop bits on transmit.) In synchronous mode, MR17 controls the number of SYN characters used to establish synchronization and for character fill when the transmitter is idle. SYN1 alone is used if MR17 = 1, and SYN1-SYN2 is used when MR17 = 0. If the transparent mode is specified by MR16, DLE-SYN1 is used for character fill and SYN detect, but the normal synchronization sequence is used to establish character sync. When transmitting, a DLE character in the transmit holding register will cause a second DLE character to be transmitted. This DLE stuffing eliminates the software DLE compare and stuff on each transparent mode data character. If the send DLE command (CR3) is active when a DLE is loaded into THR, only one additional DLE will be transmitted. Also, DLE stripping and DLE detect (with MR14 = 0) are enabled.

The bits in the mode register affecting character assembly and disassembly (MR12-MR16) can be changed dynamically (during active receive/transmit operation). The character mode register affects both the transmitter and receiver; therefore in synchronous mode, changes should be made only in half duplex mode (RxEN = 1 or TxEN = 1, but not both simultaneously = 1). In asynchronous mode, character changes should be made when RxEN and TxEN=0 or when TxEN = 1 and the transmitter is marking in half duplex mode (RxEN = 0).

To effect assembly/disassembly of the next received/transmitted character, MR12-15 must be changed within n bit times of the active going state of RxRDY/TxRDY. Transparent and non-transparent mode changes (MR16) must occur within n-1 bit times of the character to be affected when the receiver or transmitter is active. (n = smaller of the new and old character lengths.)

Mode Register 2 (MR2)

Table 6 illustrates mode register 2. MR23, MR22, MR21 and MR20 control the frequency of the internal baud rate generator (BRG). Sixteen rates are selectable for each EPCI version (A, B, C). Versions A and B specify a 4.9152 MHz TTL input at BRCLK (pin 20); version C specifies a 5.0688 MHz input which is identical to the Signetics 2651. MR23-20 are don't cares if external clocks are selected (MR25-MR24 = 0). The individual rates are given in table 1.

MR24-MR27 select the receive and transmit clock source (either the BRG or an external input) and the function at pins 9 and 25. Refer to table 6.

Command Register (CR)

Table 7 illustrates the command register. Bits CR0 (TxEN) and CR2 (RxEN) enable or disable the transmitter and receiver respectively. A 0 to 1 transition of CR2 forces start bit search (async mode) or hunt mode (sync mode) on the second Rx̄C rising edge. Disabling the receiver causes RxRDY to go high (inactive). If the transmitter is disabled, it will complete the transmission of the character in the transmit shift register (if any) prior to terminating operation. The TxD output will then remain in the marking state

Table 5 MODE REGISTER 1 (MR 1)

MR17	MR16	MR15	MR14	MR13 MR12	MR11 MR10
Sync/Async		Parity Type	Parity Control	Character Length	Mode and Baud Rate Factor
Async: Stop Bit Length 00 = Invalid 01 = 1 stop bit 10 = 1½ stop bits 11 = 2 stop bits		0 = Odd 1 = Even	0 = Disabled 1 = Enabled	00 = 5 bits 01 = 6 bits 10 = 7 bits 11 = 8 bits	00 = Synchronous 1X rate 01 = Asynchronous 1X rate 10 = Asynchronous 16X rate 11 = Asynchronous 64X rate
Sync: Number of SYN char 0 = Double SYN 1 = Single SYN	Sync: Transparency Control 0 = Normal 1 = Transparent				

NOTE
 Baud rate factor in asynchronous applies only if external clock is selected. Factor is 16X if internal clock is selected. Mode must be selected (MR11, MR10) in any case.



Table 6 MODE REGISTER 2 (MR2)

MR27-MR24					MR23-MR20					
TxC	RxC	Pin 9	Pin 25		TxC	RxC	Pin 9	Pin 25	Mode	Baud Rate Selection
0000	E	E	TxC	RxC	1000	E	E	XSYNC ¹	RxC/TxC	sync
0001	E	I	TxC	1X	1001	E	I	TxC	BKDET	async
0010	I	E	1X	RxC	1010	I	E	XSYNC ¹	RxC	sync
0011	I	I	1X	1X	1011	I	I	1X	BKDET	async
0100	E	E	TxC	RxC	1100	E	E	XSYNC ¹	RxC/TxC	sync
0101	E	I	TxC	16X	1101	E	I	TxC	BKDET	async
0110	I	E	16X	RxC	1110	I	E	XSYNC ¹	RxC	sync
0111	I	I	16X	16X	1111	I	I	16X	BKDET	async

NOTES

1. When pin 9 is programmed as XSYNC input, SYN1, SYN1-SYN2, and DLE-SYN1 detection is disabled.

E = External clock

I = Internal clock (BRG)

1X and 16X are clock outputs

Table 7 COMMAND REGISTER (CR)

CR7	CR6	CR5	CR4	CR3	CR2	CR1	CR0
Operating Mode		Request To Send	Reset Error	Sync/Async	Receive Control (RxEN)	Data Terminal Ready	Transmit Control (TxEN)
00 = Normal operation 01 = Async: Automatic echo mode Sync: SYN and/or DLE stripping mode 10 = Local loop back 11 = Remote loop back		0 = Force $\overline{\text{RTS}}$ output high one clock time after TxSR serialization 1 = Force $\overline{\text{RTS}}$ output low	0 = Normal 1 = Reset error flags in status register (FE, OE, PE/DLE detect)	Async: Force break 0 = Normal 1 = Force break Sync: Send DLE 0 = Normal 1 = Send DLE	0 = Disable 1 = Enable	0 = Force $\overline{\text{DTR}}$ output high 1 = Force $\overline{\text{DTR}}$ output low	0 = Disable 1 = Enable

Table 8 STATUS REGISTER (SR)

SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0
Data Set Ready	Data Carrier Detect	FE/SYN Detect	Overrun	PE/DLE Detect	TxE$\overline{\text{M}}$/D$\overline{\text{S}}$CHG	RxRDY	TxRDY
0 = $\overline{\text{DSR}}$ input is high 1 = $\overline{\text{DSR}}$ input is low	0 = $\overline{\text{DCD}}$ input is high 1 = $\overline{\text{DCD}}$ input is low	Async: 0 = Normal 1 = Framing Error Sync: 0 = Normal 1 = SYN detected	0 = Normal 1 = Overrun Error	Async: 0 = Normal 1 = Parity error Sync: 0 = Normal 1 = Parity error or DLE received	0 = Normal 1 = Change in $\overline{\text{DSR}}$, or $\overline{\text{DCD}}$, or transmit shift register is empty	0 = Receive holding register empty 1 = Receive holding register has data	0 = Transmit holding register busy 1 = Transmit holding register empty

(high) while $\overline{\text{TxRDY}}$ and $\overline{\text{TxE $\overline{\text{M}}}}$ will go high (inactive). If the receiver is disabled, it will terminate operation immediately. Any character being assembled will be neglected. A 0 to 1 transition of CR2 will initiate start bit search (async) or hunt mode (sync).$

Bits CR1 (DTR) and CR5 (RTS) control the DTR and RTS outputs. Data at the outputs are the logical complement of the register data.

In asynchronous mode, setting CR3 will force and hold the Tx $\overline{\text{D}}$ output low (spacing condition) at the end of the current transmitted character. Normal operation resumes when CR3 is cleared. The Tx $\overline{\text{D}}$ line will go high for at least one bit time before beginning transmission of the next character in the transmit data holding register. In synchronous mode, setting CR3 causes the transmission of the DLE register contents prior to sending the character in the transmit

data holding register. Since this is a one time command, CR3 does not have to be reset by software. CR3 should be set when entering and exiting transparent mode and for all DLE—non-DLE character sequences.

Setting CR4 causes the error flags in the status register (SR3, SR4, and SR5) to be cleared. This is a one time command. There is no internal latch for this bit.



Table 9 MC2661/MC68661 EPCI vs SIGNETICS 2651 PCI

FEATURE	EPCI	PCI
1. MR2 Bit 6, 7	Control pin 9, 25	Not used
2. DLE detect-SR3	SR3 = 0 for DLE-DLE, DLE-SYNC1	SR3 = 1 for DLE-DLE, DLE-SYNC1
3. Reset of SR3, DLE detect	Second character after DLE, or receiver disable, or CR4 = 1	Receiver disable, or CR4 = 1
4. Send DLE-CR3	One time command	Reset via CR3 on next $\overline{\text{TxRDY}}$
5. DLE stuffing in transparent mode	Automatic DLE stuffing when DLE is loaded except if CR3 = 1	None
6. SYNC1 stripping in double sync non-transparent mode	All SYNC1	First SYNC1 of pair
7. Baud rate versions	Three	One
8. Terminate ASYNC transmission (drop RTS)	Reset CR5 in response to $\overline{\text{TxRDY}}$ changing from 0 to 1	Reset CR0 when $\overline{\text{TxEMT}}$ goes from 1 to 0. Then reset CR5 when $\overline{\text{TxEMT}}$ goes from 0 to 1
9. Break detect	Pin 25 ¹	FE and null character
10. Stop bit searched	One	Two
11. External jam sync	Pin 9 ²	No
12. Data bus timing	Improved over 2651	—
13. Data bus drivers	Sink 2.2mA Source 400 μ A	Sink 1.6mA Source 100 μ A

NOTES

1. Internal BRG used for RxC.
2. Internal BRG used for TxC.

When CR5 (RTS) is set, the $\overline{\text{RTS}}$ pin is forced low and the transmit serial logic is enabled. A 1 to 0 transition of CR5 will cause $\overline{\text{RTS}}$ to go high (inactive) one TxC time after the last serial bit has been transmitted (if the transmit shift register was not empty).

The EPCI can operate in one of four sub-modes within each major mode (synchronous or asynchronous). The operational sub-mode is determined by CR7 and CR6. CR7-CR6 = 00 is the normal mode, with the transmitter and receiver operating independently in accordance with the mode and status register instructions.

In asynchronous mode, CR7-CR6 = 01 places the EPCI in the automatic echo mode. Clocked, regenerated received data are automatically directed to the TxD line while normal receiver operation continues. The receiver must be enabled (CR2 = 1), but the transmitter need not be enabled. CPU to receiver communications continues normally, but the CPU to transmitter link is disabled. Only the first character of a break condition is echoed. The TxD output will go high until the next valid start is detected. The following conditions are true while in automatic echo mode:

1. Data assembled by the receiver are automatically placed in the transmit holding register and retransmitted by the transmitter on the TxD output.
2. The transmitter is clocked by the receive clock.
3. $\overline{\text{TxRDY}}$ output = 1.
4. The $\overline{\text{TxEMT/DSCHG}}$ pin will reflect only the data set change condition.
5. The TxEN command (CR0) is ignored.

In synchronous mode, CR7-CR6 = 01 places the EPCI in the automatic SYN/DLE stripping mode. The exact action taken depends on the setting of bits MR17 and MR16:

1. In the non-transparent, single SYN mode (MR17-MR16 = 10), characters in the data stream matching SYN1 are not transferred to the receive data holding register (RHR).
2. In the non-transparent, double SYN mode (MR17-MR16 = 00), characters in the data stream matching SYN1, or SYN2 if immediately preceded by SYN1, are not transferred to the RHR.
3. In transparent mode (MR16 = 1), characters in the data stream matching DLE, or SYN1 if immediately preceded by DLE, are not transferred to the RHR. However,

only the first DLE of a DLE-DLE pair is stripped.

Note that automatic stripping mode does not affect the setting of the DLE detect and SYN detect status bits (SR3 and SR5).

Two diagnostic sub-modes can also be configured. In local loop back mode (CR7-CR6 = 10), the following loops are connected internally:

1. The transmitter output is connected to the receiver input.
2. $\overline{\text{DTR}}$ is connected to $\overline{\text{DCD}}$ and $\overline{\text{RTS}}$ is connected to $\overline{\text{CTS}}$.
3. The receiver is clocked by the transmit clock.
4. The $\overline{\text{DTR}}$, $\overline{\text{RTS}}$ and $\overline{\text{TxD}}$ outputs are held high.
5. The $\overline{\text{CTS}}$, $\overline{\text{DCD}}$, $\overline{\text{DSR}}$ and RxD inputs are ignored.

Additional requirements to operate in the local loop back mode are that CR0 (TxEN), CR1 (DTR), and CR5 (RTS) must be set to 1. CR2 (RxEN) is ignored by the EPCI.

The second diagnostic mode is the remote loop back mode (CR7-CR6 = 11). In this mode:

1. Data assembled by the receiver are automatically placed in the transmit holding register and retransmitted by the transmitter on the TxD output.
2. The transmitter is clocked by the receive clock.
3. No data are sent to the local CPU, but the error status conditions (PE, OE, FE) are set.
4. The $\overline{\text{RxRDY}}$, $\overline{\text{TxRDY}}$, and $\overline{\text{TxEMT/DSCHG}}$ outputs are held high.
5. CR1 (TxEN) is ignored.
6. All other signals operate normally.

Status Register

The data contained in the status register (as shown in table 8) indicate receiver and transmitter conditions and modem/data set status.

SRO is the transmitter ready (TxRDY) status bit. It, and its corresponding output, are valid only when the transmitter is enabled. If equal to 0, it indicates that the transmit data holding register has been loaded by the CPU and the data has not been transferred to the transmit shift register. If set equal to 1, it indicates that the holding register is ready to accept data from the CPU. This bit is initially set when the transmitter is enabled by CR0, unless a character has previously been loaded into the holding register. It is not set when the automatic echo or remote loopback modes are programmed. When this bit is set, the $\overline{\text{TxRDY}}$ output pin is low. In



the automatic echo and remote loop back modes, the output is held high.

SR1, the receiver ready (RxRDY) status bit, indicates the condition of the receive data holding register. If set, it indicates that a character has been loaded into the holding register from the receive shift register and is ready to be read by the CPU. If equal to zero, there is no new character in the holding register. This bit is cleared when the CPU reads the receive data holding register or when the receiver is disabled by CR2. When set, the $\overline{\text{RxRDY}}$ output is low.

The TxEMT/DSCHG bit, SR2, when set, indicates either a change of state of the DSR or $\overline{\text{DCD}}$ inputs (when CR2 or CR0 = 1) or that the transmit shift register has completed transmission of a character and no new character has been loaded into the transmit data holding register. Note that in synchronous mode this bit will be set even though the appropriate "fill" character is transmitted. TxEMT will not go active until at least one character has been transmitted. It is

cleared by loading the transmit data holding register. The DSCHG condition is enabled when TxEN = 1 or RxEN = 1. It is cleared when the status register is read by the CPU. If the status register is read twice and SR2 = 1 while SR6 and SR7 remain unchanged, then a TxEMT condition exists. When SR2 is set, the $\overline{\text{TxEMT}}/\overline{\text{DSCHG}}$ output is low.

SR3, when set, indicates a received parity error when parity is enabled by MR14. In synchronous transparent mode (MR16 = 1), with parity disabled, it indicates that a character matching DLE register was received and the present character is neither SYN1 nor DLE. This bit is cleared when the next character following the above sequence is loaded into RHR, when the receiver is disabled, or by a reset error command, CR4.

The overrun error status bit, SR4, indicates that the previous character loaded into the receive holding register was not read by the CPU at the time a new received character was transferred into it. This bit is cleared

when the receiver is disabled or by the reset error command, CR4.

In asynchronous mode, bit SR5 signifies that the received character was not framed by a stop bit, i.e., only the first stop bit is checked. If RHR = 0 when SR5 = 1, a break condition is present. In synchronous non-transparent mode (MR16 = 0), it indicates receipt of the SYN1 character in single SYN mode or the SYN1-SYN2 pair in double SYN mode. In synchronous transparent mode (MR16 = 1), this bit is set upon detection of the initial synchronizing characters (SYN1 or SYN1-SYN2) and, after synchronization has been achieved, when a DLE-SYN1 pair is received. The bit is reset when the receiver is disabled, when the reset error command is given in asynchronous mode, or when the status register is read by the CPU in the synchronous mode.

SR6 and SR7 reflect the conditions of the $\overline{\text{DCD}}$ and $\overline{\text{DSR}}$ inputs respectively. A low input sets its corresponding status bit, and a high input clears it.

ABSOLUTE MAXIMUM RATINGS¹

PARAMETER	RATING	UNIT
Operating ambient temperature ²	0 to +70	°C
Storage temperature	-55 to +150	°C
All voltages with respect to ground ³	-0.3 to +7.0	V

THERMAL CHARACTERISTICS

CHARACTERISTIC	SYMBOL	VALUE	UNIT
Thermal Resistance			
Ceramic		50	
Plastic	θ_{JA}	100	°C/W
Cerdip		60	

DC ELECTRICAL CHARACTERISTICS $T_A = 0^\circ\text{C to } +70^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 5\%$ ^{4,5,6}

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
V_{IL} V_{IH}	Input voltage Low High	-0.3 2.0		0.8 V_{CC}	V
V_{OL} V_{OH} ⁷	Output voltage Low High			0.4	V
I_{IL}	Input leakage current $V_{IN} = 0 \text{ to } 5.5 \text{ V}$			10	μA
I_{LH} I_{LL}	3-state output leakage current Data bus high Data bus low $V_{OUT} = 0 \text{ to } 5.25 \text{ V}$			10 10	μA
I_{CC}	Power supply current			150	mA

CAPACITANCE $T_A = 25^\circ\text{C}$, $V_{CC} = 0\text{V}$

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
C_{IN} C_{OUT} $C_{I/O}$	Capacitance Input Output Input/Output $V_{IN} = V_{OUT} = 0 \text{ V}$ $f_c = 1\text{MHz}$ Unmeasured pins tied to ground			20 20 20	pF

Notes on following page.



MOTOROLA Semiconductor Products Inc.

AC ELECTRICAL CHARACTERISTICS $T_A = 0^\circ\text{C to } +70^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 5\%$ ^{4,5,6}

PARAMETER		TEST CONDITIONS	Min	Typ	Max	UNIT
t _{RES} t _{CE}	Pulse width					ns
	Reset		1000			
	Chip enable		250			
Setup and hold time						ns
t _{AS}	Address setup		10			
t _{AH}	Address hold		10			
t _{CS}	R/W control setup		10			
t _{CH}	R/W control hold		10			
t _{DS}	Data setup for write		150			
t _{DH}	Data hold for write		0			
t _{RXS}	Rx data setup		300			
t _{RXH}	Rx data hold		350			
t _{DD}	Data delay time for read	C _L = 150pF			200	ns
t _{DF}	Data bus floating time for read	C _L = 150pF			100	
t _{CED}	CE to CE delay		600			
Input clock frequency						MHz
f _{BRG}	Baud rate generator (MC2661A,B/MC68661A,B)		1.0	4.9152	4.9202	
f _{BRG}	Baud rate generator (MC2661C/MC68661C)		1.0	5.0688	5.0738	
f _{R/T}	TxC or RxC		dc		1.0	
Clock width						ns
t _{BRH} ⁹	Baud rate high (MC2661A,B/MC68661A,B)		75			
t _{BRH} ⁹	Baud rate high (MC2661C/MC68661C)		70			
t _{BRL} ⁹	Baud rate low (MC2661A,B/MC68661A,B)		75			
t _{BRL} ⁹	Baud rate low (MC2661C/MC68661C)		70			
t _{R/TH}	TxC or RxC high		480			
t _{R/TL}	TxC or RxC low		480			
t _{TXD}	TxD delay from falling edge of TxC	C _L = 150pF			650	ns
t _{TCS}	Skew between TxD changing and falling edge of TxC output ⁸	C _L = 150pF	TBD		TBD	

NOTES

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operation section of this specification is not implied.
- For operating at elevated temperatures, the device must be derated based on +150°C maximum junction temperature and thermal resistance of 60°C/W junction to ambient (IQ ceramic package).
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying any voltages larger than the rated maxima.
- Parameters are valid over operating temperature range unless otherwise specified.
- All voltage measurements are referenced to ground. All time measurements are at the 50% level for inputs (except t_{BRH} and t_{BRL}) and at 0.8 V and 2.0 V for outputs. Input levels swing between 0.4 V and 2.4 V, with a transition time of 20ns maximum.
- Typical values are at +25°C, typical supply voltages and typical processing parameters.
- TxRDY, RxRDY and TxEMT/DSCHG outputs are open drain.
- Parameter applies when internal transmitter clock is used.
- Under test conditions of 5.0688 MHz f_{BRG} (MC2661C/MC68661C) and 4.9152 MHz f_{BRG} (MC2661A,B/MC68661A,B), f_{BRH} and t_{BRL} measured at V_{IH} and V_{IL} respectively.

POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA}) \tag{1}$$

Where:

T_A = Ambient Temperature, °C

θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, °C/W

P_D = P_{INT} + P_{PORT}

P_{INT} = I_{CC} × V_{CC}, Watts — Chip Internal Power

P_{PORT} = Port Power Dissipation, Watts — User Determined

For most applications P_{PORT} < P_{INT} and can be neglected. P_{PORT} may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between P_D and T_J (if P_{PORT} is neglected) is:

$$P_D = K + (T_J + 273^\circ\text{C}) \tag{2}$$

Solving equations 1 and 2 for K gives:


$$K = P_D \cdot (T_A + 273^\circ\text{C}) + \theta_{JA} \cdot P_D^2 \tag{3}$$

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A. Using this value of K the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A.




TIMING DIAGRAMS


RESET




CLOCK




TRANSMIT



RECEIVE




READ AND WRITE



TIMING DIAGRAMS (Cont'd)

(b) (1) (3) (4) (5) (6) (7) (8) (9) (10) (11) (12) (13) (14) (15) (16) (17) (18) (19) (20) (21) (22) (23) (24) (25) (26) (27) (28) (29) (30) (31) (32) (33) (34) (35) (36) (37) (38) (39) (40) (41) (42) (43) (44) (45) (46) (47) (48) (49) (50) (51) (52) (53) (54) (55) (56) (57) (58) (59) (60) (61) (62) (63) (64) (65) (66) (67) (68) (69) (70) (71) (72) (73) (74) (75) (76) (77) (78) (79) (80) (81) (82) (83) (84) (85) (86) (87) (88) (89) (90) (91) (92) (93) (94) (95) (96) (97) (98) (99) (100)

TxRDY, TxEMT (Shown for 5-bit characters, no parity, 2 stop bits [in asynchronous mode])




NOTES

- A = Start bit
 - B = Stop bit 1
 - C = Stop bit 2
 - D = Tx̄D marking condition
- TxEMT goes low at the beginning of the last data bit, or, if parity is enabled, at the beginning of the parity bit.




TIMING DIAGRAMS (Cont'd)

EXTERNAL SYNCHRONIZATION WITH XSYNC



BREAK DETECTION TIMING

Rx CHARACTER = 5 BITS, NO PARITY




NOTE
 * If the stop bit is present, the start bit search will commence immediately.



TIMING DIAGRAMS (Cont'd)

RxRDY (Shown for 5-bit characters, no parity, 2 stops bits [in asynchronous mode])




- NOTES**
- A = Start bit
 - B = Stop bit 1
 - C = Stop bit 2
 - D = TxD marking condition
- Only one stop bit is detected.




TYPICAL APPLICATIONS

ASYNCHRONOUS INTERFACE TO CRT TERMINAL




ASYNCHRONOUS INTERFACE TO TELEPHONE LINES




TYPICAL APPLICATIONS (Cont'd)

SYNCHRONOUS INTERFACE TO TERMINAL OR PERIPHERAL DEVICE



SYNCHRONOUS INTERFACE TO TELEPHONE LINES



MC68000 MPU-TO-EPCI INTERFACE REQUIREMENTS

The circuit shown in Figure 2 interfaces the EPCI to the MC68000 MPU. The 8-bit data bus of the EPCI is connected to the low order 8 bits of the MPU data bus (D0-D7). Due to this, the EPCI's registers are addressed on word (even byte) boundaries and so address line A1 of the MPU is connected to the A0 address line of the EPCI. Similarly, A2 of the MPU is connected to A1 of the EPCI. R/W on the MC68000 is inverted and connected to \bar{R}/\bar{W} of the EPCI.

The \overline{CE} signal must be generated for the EPCI and the \overline{DTACK} signal must be supplied to the

MPU. To allow for the data setup time on a read of the EPCI, \overline{CE} must be delayed one-half clock cycle and \overline{DTACK} generated on the next rising edge of the system clock. This causes the processor to insert one wait state in the bus cycle. In addition to this, \overline{CE} must not be reasserted until the chip enable period t_{CE} has expired. Since some instructions on the MC68000 can cause access to consecutive addresses on consecutive bus cycles (e.g., MOVEP), an INHIBIT signal must be generated to hold-off an access during this period. A state machine consisting of a 74LS161 binary counter and a 74LS74 D flip-flop is configured as a digital "one shot."

of \overline{CE} starts the counter which times out after given number of clock cycles. Since t_{CE} is 600 ns, a minimum of 5 clock cycles at 8 MHz (625 ns) is required. The timing for two consecutive read bus cycles is shown in Figure 3. The INHIBIT signal prevents \overline{CE} from being generated and \overline{DTACK} from being asserted, causing the processor to generate wait states until INHIBIT is negated.

M6809 FAMILY MPU-TO-EPCI INTERFACE REQUIREMENTS

The M6809 family of microprocessors can be easily interfaced to the EPCI as shown in Figure 4.

FIGURE 2 — MC68000-TO-EPCI INTERFACE — EXAMPLE CIRCUIT






FIGURE 3 — MC68000-TO-EPCI READ BUS CYCLE TIMING



NOTE: INSERTION OF INHIBIT PERIOD DELAYS NEXT READ CYCLE FOR 5 CLOCK CYCLES

FIGURE 4 — INTERFACE CONNECTIONS TO MC6809




Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.



FIGURE 3 — MC68860 TO EPIC READ BUS CYCLE TRIM

NOTES:

1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25mm(0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	36.45	37.21	1.435	1.465
B	13.72	14.22	0.540	0.560
C	3.94	5.08	0.155	0.200
D	0.36	0.56	0.014	0.022
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
H	1.65	2.16	0.065	0.085
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	15.24 BSC		0.600 BSC	
M	0°	15°	0°	15°
N	0.51	1.02	0.020	0.040

CASE 710

NOTES:

1. LEADS, TRUE POSITIONED WITHIN 0.25 mm (0.010) DIAMETER (AT SEATING PLANE) AT MAXIMUM MATERIAL CONDITION.
2. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	35.20	35.92	1.386	1.414
B	14.73	15.34	0.580	0.604
C	3.05	4.19	0.120	0.165
D	0.38	0.53	0.015	0.021
F	0.76	1.40	0.030	0.055
G	2.54 BSC		0.100 BSC	
H	0.76	1.78	0.030	0.070
J	0.20	0.30	0.008	0.012
K	2.54	4.19	0.100	0.165
L	14.99	15.49	0.590	0.610
M	-	10°	-	10°
N	0.51	1.52	0.020	0.060

CASE 719

NOTES:

1. DIM -A- IS DATUM.
2. POSITIONAL TOL FOR LEADS:
 $\phi \pm 0.25 (0.010) \text{ (M) T A (M)}$
3. -T- IS SEATING PLANE.
4. DIM A AND B INCLUDES MENISCUS.
5. DIM -L- TO CENTER OF LEADS WHEN FORMED PARALLEL.
6. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	36.45	37.85	1.435	1.490
B	12.70	15.37	0.500	0.605
C	4.06	5.84	0.160	0.230
D	0.38	0.56	0.015	0.022
F	1.27	1.65	0.050	0.065
G	2.54 BSC		0.100 BSC	
J	0.20	0.30	0.008	0.012
K	2.54	4.06	0.100	0.160
L	15.24 BSC		0.600 BSC	
M	5°	15°	5°	15°
N	0.51	1.27	0.020	0.050

CASE 733

Published by Motorola Inc. with portions copied by permission of Signetics Corporation.



MOTOROLA Semiconductor Products Inc.

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721 • A SUBSIDIARY OF MOTOROLA INC.

A P P E N D I X C

MC6821 PERIPHERAL INTERFACE ADAPTER

A P P E N D I X C

MO6821 PERIPHERAL INTERFACE ADAPTER



MOTOROLA

SEMICONDUCTORS

3501 ED BLUESTEIN BLVD. AUSTIN, TEXAS 78721

MC6821
(1.0 MHz)

MC68A21
(1.5 MHz)

MC68B21
(2.0 MHz)

PERIPHERAL INTERFACE ADAPTER (PIA)

The MC6821 Peripheral Interface Adapter provides the universal means of interfacing peripheral equipment to the M6800 family of microprocessors. This device is capable of interfacing the MPU to peripherals through two 8-bit bidirectional peripheral data buses and four control lines. No external logic is required for interfacing to most peripheral devices.


The functional configuration of the PIA is programmed by the MPU during system initialization. Each of the peripheral data lines can be programmed to act as an input or output, and each of the four control/interrupt lines may be programmed for one of several control modes. This allows a high degree of flexibility in the overall operation of the interface.

- 8-Bit Bidirectional Data Bus for Communication with the MPU
- Two Bidirectional 8-Bit Buses for Interface to Peripherals
- Two Programmable Control Registers
- Two Programmable Data Direction Registers
- Four Individually-Controlled Interrupt Input Lines; Two Usable as Peripheral Control Outputs
- Handshake Control Logic for Input and Output Peripheral Operation
- High-Impedance Three-State and Direct Transistor Drive Peripheral Lines
- Program Controlled Interrupt and Interrupt Disable Capability
- CMOS Drive Capability on Side A Peripheral Lines
- Two TTL Drive Capability on All A and B Side Buffers
- TTL-Compatible
- Static Operation


MOS

(N-CHANNEL, SILICON-GATE,
DEPLETION LOAD)

PERIPHERAL INTERFACE ADAPTER



L SUFFIX
CERAMIC PACKAGE
CASE 715



S SUFFIX
CERDIP PACKAGE
CASE 734



P SUFFIX
PLASTIC PACKAGE
CASE 711

MAXIMUM RATINGS


Characteristics	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.3 to +7.0	V
Input Voltage	V _{in}	-0.3 to +7.0	V
Operating Temperature Range MC6821, MC68A21, MC68B21 MC6821C, MC68A21C, MC68B21C	T _A	T _L to T _H 0 to 70 -40 to +85	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance Ceramic Plastic Cerdip	θ _{JA}	50 100 60	°C/W

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage (i.e., either V_{SS} or V_{CC}).

PIN ASSIGNMENT



POWER CONSIDERATIONS

The average chip-junction temperature, T_J , in °C can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA}) \quad (1)$$

Where:

T_A = Ambient Temperature, °C

θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, °C/W

$P_D = P_{INT} + P_{PORT}$

$P_{INT} = I_{CC} \times V_{CC}$, Watts — Chip Internal Power

P_{PORT} = Port Power Dissipation, Watts — User Determined

For most applications $P_{PORT} \ll P_{INT}$ and can be neglected. P_{PORT} may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between P_D and T_J (if P_{PORT} is neglected) is:

$$P_D = K + (T_J + 273^\circ\text{C}) \quad (2)$$

Solving equations 1 and 2 for K gives:

$$K = P_D \cdot (T_A + 273^\circ\text{C}) + \theta_{JA} \cdot P_D^2 \quad (3)$$

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

DC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ Vdc} \pm 5\%$, $V_{SS} = 0$, $T_A = T_L$ to T_H unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Unit	
BUS CONTROL INPUTS (R/W, Enable, RESET, RS0, RS1, CS0, CS1, CS2)						
Input High Voltage	V_{IH}	$V_{SS} + 2.0$	—	V_{CC}	V	
Input Low Voltage	V_{IL}	$V_{SS} - 0.3$	—	$V_{SS} + 0.8$	V	
Input Leakage Current ($V_{in} = 0$ to 5.25 V)	I_{in}	—	1.0	2.5	μA	
Capacitance ($V_{in} = 0$, $T_A = 25^\circ\text{C}$, $f = 1.0 \text{ MHz}$)	C_{in}	—	—	7.5	pF	
INTERRUPT OUTPUTS (IROA, IROB)						
Output Low Voltage ($I_{Load} = 3.2 \text{ mA}$)	V_{OL}	—	—	$V_{SS} + 0.4$	V	
Three-State Output Leakage Current	I_{OZ}	—	1.0	10	μA	
Capacitance ($V_{in} = 0$, $T_A = 25^\circ\text{C}$, $f = 1.0 \text{ MHz}$)	C_{out}	—	—	5.0	pF	
DATA BUS (D0-D7)						
Input High Voltage	V_{IH}	$V_{SS} + 2.0$	—	V_{CC}	V	
Input Low Voltage	V_{IL}	$V_{SS} - 0.3$	—	$V_{SS} + 0.8$	V	
Three-State Input Leakage Current ($V_{in} = 0.4$ to 2.4 V)	I_{IZ}	—	2.0	10	μA	
Output High Voltage ($I_{Load} = -205 \mu\text{A}$)	V_{OH}	$V_{SS} + 2.4$	—	—	V	
Output Low Voltage ($I_{Load} = 1.6 \text{ mA}$)	V_{OL}	—	—	$V_{SS} + 0.4$	V	
Capacitance ($V_{in} = 0$, $T_A = 25^\circ\text{C}$, $f = 1.0 \text{ MHz}$)	C_{in}	—	—	12.5	pF	
PERIPHERAL BUS (PA0-PA7, PB0-PB7, CA1, CA2, CB1, CB2)						
Input Leakage Current ($V_{in} = 0$ to 5.25 V)	R/W, RESET, RS0, RS1, CS0, CS1, CS2, CA1, CB1, Enable	I_{in}	—	1.0	2.5	μA
Three-State Input Leakage Current ($V_{in} = 0.4$ to 2.4 V)	PB0-PB7, CB2	I_{IZ}	—	2.0	10	μA
Input High Current ($V_{IH} = 2.4 \text{ V}$)	PA0-PA7, CA2	I_{IH}	-200	-400	—	μA
Darlington Drive Current ($V_O = 1.5 \text{ V}$)	PB0-PB7, CB2	I_{OH}	-1.0	—	-10	mA
Input Low Current ($V_{IL} = 0.4 \text{ V}$)	PA0-PA7, CA2	I_{IL}	—	-1.3	-2.4	mA
Output High Voltage ($I_{Load} = -200 \mu\text{A}$) ($I_{Load} = -10 \mu\text{A}$)	PA0-PA7, PB0-PB7, CA2, CB2 PA0-PA7, CA2	V_{OH}	$V_{SS} + 2.4$ $V_{CC} - 1.0$	— —	— —	V
Output Low Voltage ($I_{Load} = 3.2 \text{ mA}$)		V_{OL}	—	—	$V_{SS} + 0.4$	V
Capacitance ($V_{in} = 0$, $T_A = 25^\circ\text{C}$, $f = 1.0 \text{ MHz}$)		C_{in}	—	—	10	pF
POWER REQUIREMENTS						
Internal Power Dissipation (Measured at $T_A = T_L$)	P_{INT}	—	—	550	mW	




MOTOROLA Semiconductor Products Inc.

BUS TIMING CHARACTERISTICS (See Notes 1 and 2)

Ident. Number	Characteristic	Symbol	MC6821		MC68A21		MC68B21		Unit
			Min	Max	Min	Max	Min	Max	
1	Cycle Time	t_{cyc}	1.0	10	0.67	10	0.5	10	μs
2	Pulse Width, E Low	PW_{EL}	430	—	280	—	210	—	ns
3	Pulse Width, E High	PW_{EH}	450	—	280	—	220	—	ns
4	Clock Rise and Fall Time	t_r, t_f	—	25	—	25	—	20	ns
9	Address Hold Time	t_{AH}	10	—	10	—	10	—	ns
13	Address Setup Time Before E	t_{AS}	80	—	60	—	40	—	ns
14	Chip Select Setup Time Before E	t_{CS}	80	—	60	—	40	—	ns
15	Chip Select Hold Time	t_{CH}	10	—	10	—	10	—	ns
18	Read Data Hold Time	t_{DHR}	20	50*	20	50*	20	50*	ns
21	Write Data Hold Time	t_{DHW}	10	—	10	—	10	—	ns
30	Output Data Delay Time	t_{DDR}	—	290	—	180	—	150	ns
31	Input Data Setup Time	t_{DSW}	165	—	80	—	60	—	ns

*The data bus output buffers are no longer sourcing or sinking current by t_{DHRmax} (High Impedance).

FIGURE 1 — BUS TIMING



Notes:

1. Voltage levels shown are $V_L \leq 0.4 V$, $V_H \geq 2.4 V$, unless otherwise specified.
2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.



PERIPHERAL TIMING CHARACTERISTICS ($V_{CC} = 5.0\text{ V} \pm 5\%$, $V_{SS} = 0\text{ V}$, $T_A = T_L$ to T_H unless otherwise specified)

Characteristic	Symbol	MC6821		MC68A21		MC68B21		Unit	Reference Fig. No.
		Min	Max	Min	Max	Min	Max		
Data Setup Time	t_{PDS}	200	—	135	—	100	—	ns	6
Data Hold Time	t_{PDH}	0	—	0	—	0	—	ns	6
Delay Time, Enable Negative Transition to CA2 Negative Transition	t_{CA2}	—	1.0	—	0.670	—	0.500	μs	3, 7, 8
Delay Time, Enable Negative Transition to CA2 Positive Transition	t_{RS1}	—	1.0	—	0.670	—	0.500	μs	3, 7
Rise and Fall Times for CA1 and CA2 Input Signals	t_r, t_f	—	1.0	—	1.0	—	1.0	μs	8
Delay Time from CA1 Active Transition to CA2 Positive Transition	t_{RS2}	—	2.0	—	1.35	—	1.0	μs	3, 8
Delay Time, Enable Negative Transition to Data Valid	t_{PDW}	—	1.0	—	0.670	—	0.5	μs	3, 9, 10
Delay Time, Enable Negative Transition to CMOS Data Valid PA0-PA7, CA2	t_{CMOS}	—	2.0	—	1.35	—	1.0	μs	4, 9
Delay Time, Enable Positive Transition to CB2 Negative Transition	t_{CB2}	—	1.0	—	0.670	—	0.5	μs	3, 11, 12
Delay Time, Data Valid to CB2 Negative Transition	t_{DC}	20	—	20	—	20	—	ns	3, 10
Delay Time, Enable Positive Transition to CB2 Positive Transition	t_{RS1}	—	1.0	—	0.670	—	0.5	μs	3, 11
Control Output Pulse Width, CA2/CB2	PWCT	500	—	375	—	250	—	ns	3, 11
Rise and Fall Time for CB1 and CB2 Input Signals	t_r, t_f	—	1.0	—	1.0	—	1.0	μ	12
Delay Time, CB1 Active Transition to CB2 Positive Transition	t_{RS2}	—	2.0	—	1.35	—	1.0	μs	3, 12
Interrupt Release Time, $\overline{\text{IRQA}}$ and $\overline{\text{IRQB}}$	t_{IR}	—	1.60	—	1.10	—	0.85	μs	5, 14
Interrupt Response Time	t_{RS3}	—	1.0	—	1.0	—	1.0	μs	5, 13
Interrupt Input Pulse Time	PW_I	500	—	500	—	500	—	ns	13
$\overline{\text{RESET}}$ Low Time*	t_{RL}	1.0	—	0.66	—	0.5	—	μs	15

*The $\overline{\text{RESET}}$ line must be high a minimum of 1.0 μs before addressing the PIA.

FIGURE 2 — BUS TIMING TEST LOADS




FIGURE 3 — TTL EQUIVALENT TEST LOAD




FIGURE 4 — CMOS EQUIVALENT TEST LOAD




FIGURE 5 — NMOS EQUIVALENT TEST LOAD




FIGURE 6 — PERIPHERAL DATA SETUP AND HOLD TIMES (Read Mode)




FIGURE 7 — CA2 DELAY TIME (Read Mode; CRA-5=CRA-3=1, CRA-4=0)




FIGURE 8 — CA2 DELAY TIME (Read Mode; CRA-5=1, CRA-3=CRA-4=0)




FIGURE 9 — PERIPHERAL CMOS DATA DELAY TIMES (Write Mode; CRA-5=CRA-3=1, CRA-4=0)




FIGURE 10 — PERIPHERAL DATA AND CB2 DELAY TIMES (Write Mode; CRB-5=CRB-3=1, CRB-4=0)




FIGURE 11 — CB2 DELAY TIME (Write Mode; CRB-5=CRB-3=1, CRB-4=0)




FIGURE 12 — CB2 DELAY TIME (Write Mode; CRB-5=1, CRB-3=CRB-4=0)





FIGURE 13 — INTERRUPT PULSE WIDTH AND \overline{IRQ} RESPONSE



Note: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.



FIGURE 14 — $\overline{\text{IRQ}}$ RELEASE TIME






FIGURE 15 — $\overline{\text{RESET}}$ LOW TIME



*The $\overline{\text{RESET}}$ line must be a V_{IH} for a minimum of $1.0 \mu\text{s}$ before addressing the PIA.

Note: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

FIGURE 16 — EXPANDED BLOCK DIAGRAM



PIA INTERFACE SIGNALS FOR MPU

The PIA interfaces to the M6800 bus with an 8-bit bidirectional data bus, three chip select lines, two register select lines, two interrupt request lines, a read/write line, an enable line and a reset line. To ensure proper operation with the MC6800, MC6802, or MC6808 microprocessors, VMA should be used as an active part of the address decoding.

Bidirectional Data (D0-D7) — The bidirectional data lines (D0-D7) allow the transfer of data between the MPU and the PIA. The data bus output drivers are three-state devices that remain in the high-impedance (off) state except when the MPU performs a PIA read operation. The read/write line is in the read (high) state when the PIA is selected for a read operation.

Enable (E) — The enable pulse, E, is the only timing signal that is supplied to the PIA. Timing of all other signals is referenced to the leading and trailing edges of the E pulse.

Read/Write (R/W) — This signal is generated by the MPU to control the direction of data transfers on the data bus. A low state on the PIA read/write line enables the input buffers and data is transferred from the MPU to the PIA on the E signal if the device has been selected. A high on the read/write line sets up the PIA for a transfer of data to the bus. The PIA output buffers are enabled when the proper address and the enable pulse E are present.

RESET — The active low $\overline{\text{RESET}}$ line is used to reset all register bits in the PIA to a logical zero (low). This line can be used as a power-on reset and as a master reset during system operation.

Chip Selects (CS0, CS1, and $\overline{\text{CS2}}$) — These three input signals are used to select the PIA. CS0 and CS1 must be high and $\overline{\text{CS2}}$ must be low for selection of the device. Data transfers are then performed under the control of the enable and read/write signals. The chip select lines must be stable

for the duration of the E pulse. The device is deselected when any of the chip selects are in the inactive state.

Register Selects (RS0 and RS1) — The two register select lines are used to select the various registers inside the PIA. These two lines are used in conjunction with internal Control Registers to select a particular register that is to be written or read.

The register and chip select lines should be stable for the duration of the E pulse while in the read or write cycle.

Interrupt Request ($\overline{\text{IROA}}$ and $\overline{\text{IROB}}$) — The active low Interrupt Request lines ($\overline{\text{IROA}}$ and $\overline{\text{IROB}}$) act to interrupt the MPU either directly or through interrupt priority circuitry. These lines are "open drain" (no load device on the chip). This permits all interrupt request lines to be tied together in a wire-OR configuration.

Each Interrupt Request line has two internal interrupt flag bits that can cause the Interrupt Request line to go low. Each flag bit is associated with a particular peripheral interrupt line. Also, four interrupt enable bits are provided in the PIA which may be used to inhibit a particular interrupt from a peripheral device.

Servicing an interrupt by the MPU may be accomplished by a software routine that, on a prioritized basis, sequentially reads and tests the two control registers in each PIA for interrupt flag bits that are set.

The interrupt flags are cleared (zeroed) as a result of an MPU Read Peripheral Data Operation of the corresponding data register. After being cleared, the interrupt flag bit cannot be enabled to be set until the PIA is deselected during an E pulse. The E pulse is used to condition the interrupt control lines (CA1, CA2, CB1, CB2). When these lines are used as interrupt inputs, at least one E pulse must occur from the inactive edge to the active edge of the interrupt input signal to condition the edge sense network. If the interrupt flag has been enabled and the edge sense circuit has been properly conditioned, the interrupt flag will be set on the next active transition of the interrupt input pin.

PIA PERIPHERAL INTERFACE LINES

The PIA provides two 8-bit bidirectional data buses and four interrupt/control lines for interfacing to peripheral devices.

Section A Peripheral Data (PA0-PA7) — Each of the peripheral data lines can be programmed to act as an input or output. This is accomplished by setting a "1" in the corresponding Data Direction Register bit for those lines which are to be outputs. A "0" in a bit of the Data Direction Register causes the corresponding peripheral data line to act as an input. During an MPU Read Peripheral Data Operation, the data on peripheral lines programmed to act as inputs appears directly on the corresponding MPU Data Bus lines. In the input mode, the internal pullup resistor on these lines represents a maximum of 1.5 standard TTL loads.

The data in Output Register A will appear on the data lines that are programmed to be outputs. A logical "1" written into the register will cause a "high" on the corresponding data

line while a "0" results in a "low." Data in Output Register A may be read by an MPU "Read Peripheral Data A" operation when the corresponding lines are programmed as outputs. This data will be read properly if the voltage on the peripheral data lines is greater than 2.0 volts for a logic "1" output and less than 0.8 volt for a logic "0" output. Loading the output lines such that the voltage on these lines does not reach full voltage causes the data transferred into the MPU on a Read operation to differ from that contained in the respective bit of Output Register A.

Section B Peripheral Data (PB0-PB7) — The peripheral data lines in the B Section of the PIA can be programmed to act as either inputs or outputs in a similar manner to PA0-PA7. They have three-state capability, allowing them to enter a high-impedance state when the peripheral data line is used as an input. In addition, data on the peripheral data lines



PB0-PB7 will be read properly from those lines programmed as outputs even if the voltages are below 2.0 volts for a "high" or above 0.8 V for a "low". As outputs, these lines are compatible with standard TTL and may also be used as a source of up to 1 milliampere at 1.5 volts to directly drive the base of a transistor switch.

Interrupt Input (CA1 and CB1) — Peripheral input lines CA1 and CB1 are input only lines that set the interrupt flags of the control registers. The active transition for these signals is also programmed by the two control registers.

Peripheral Control (CA2) — The peripheral control line CA2 can be programmed to act as an interrupt input or as a

peripheral control output. As an output, this line is compatible with standard TTL; as an input the internal pullup resistor on this line represents 1.5 standard TTL loads. The function of this signal line is programmed with Control Register A.

Peripheral Control (CB2) — Peripheral Control line CB2 may also be programmed to act as an interrupt input or peripheral control output. As an input, this line has high input impedance and is compatible with standard TTL. As an output it is compatible with standard TTL and may also be used as a source of up to 1 milliampere at 1.5 volts to directly drive the base of a transistor switch. This line is programmed by Control Register B.

INTERNAL CONTROLS

INITIALIZATION

A **RESET** has the effect of zeroing all PIA registers. This will set PA0-PA7, PB0-PB7, CA2 and CB2 as inputs, and all interrupts disabled. The PIA must be configured during the restart program which follows the reset.

There are six locations within the PIA accessible to the MPU data bus: two Peripheral Registers, two Data Direction Registers, and two Control Registers. Selection of these locations is controlled by the RS0 and RS1 inputs together with bit 2 in the Control Register, as shown in Table 1.

Details of possible configurations of the Data Direction and Control Register are as follows:

TABLE 1 — INTERNAL ADDRESSING

RS1	RS0	Control Register Bit		Location Selected
		CRA-2	CRB-2	
0	0	1	X	Peripheral Register A
0	0	0	X	Data Direction Register A
0	1	X	X	Control Register A
1	0	X	1	Peripheral Register B
1	0	X	0	Data Direction Register B
1	1	X	X	Control Register B

X = Don't Care

PORT A-B HARDWARE CHARACTERISTICS

As shown in Figure 17, the MC6821 has a pair of I/O ports whose characteristics differ greatly. The A side is designed to drive CMOS logic to normal 30% to 70% levels, and incorporates an internal pullup device that remains connected even in the input mode. Because of this, the A side requires more drive current in the input mode than Port B. In contrast, the B side uses a normal three-state NMOS buffer which cannot pullup to CMOS levels without external resistors. The B side can drive extra loads such as Darlingtontons without problem. When the PIA comes out of reset, the A port represents inputs with pullup resistors, whereas the B side (input mode also) will float high or low, depending upon the load connected to it.

Notice the differences between a Port A and Port B read operation when in the output mode. When reading Port A, the actual pin is read, whereas the B side read comes from an output latch, ahead of the actual pin.

CONTROL REGISTERS (CRA and CRB)

The two Control Registers (CRA and CRB) allow the MPU to control the operation of the four peripheral control lines CA1, CA2, CB1, and CB2. In addition they allow the MPU to enable the interrupt lines and monitor the status of the interrupt flags. Bits 0 through 5 of the two registers may be written or read by the MPU when the proper chip select and register select signals are applied. Bits 6 and 7 of the two registers are read only and are modified by external interrupts occurring on control lines CA1, CA2, CB1, or CB2. The format of the control words is shown in Figure 18.

DATA DIRECTION ACCESS CONTROL BIT (CRA-2 and CRB-2)

Bit 2, in each Control Register (CRA and CRB), determines selection of either a Peripheral Output Register or the corresponding Data Direction E Register when the proper register select signals are applied to RS0 and RS1. A "1" in bit 2 allows access of the Peripheral Interface Register, while a "0" causes the Data Direction Register to be addressed.

Interrupt Flags (CRA-6, CRA-7, CRB-6, and CRB-7) — The four interrupt flag bits are set by active transitions of signals on the four Interrupt and Peripheral Control lines when those lines are programmed to be inputs. These bits cannot be set directly from the MPU Data Bus and are reset indirectly by a Read Peripheral Data Operation on the appropriate section.

Control of CA2 and CB2 Peripheral Control Lines (CRA-3, CRA-4, CRA-5, CRB-3, CRB-4, and CRB-5) — Bits 3, 4, and 5 of the two control registers are used to control the CA2 and CB2 Peripheral Control lines. These bits determine if the control lines will be an interrupt input or an output control signal. If bit CRA-5 (CRB-5) is low, CA2 (CB2) is an interrupt input line similar to CA1 (CB1). When CRA-5 (CRB-5) is high, CA2 (CB2) becomes an output signal that may be used to control peripheral data transfers. When in the output mode, CA2 and CB2 have slightly different loading characteristics.




MOTOROLA Semiconductor Products Inc.

Control of CA1 and CB1 Interrupt Input Lines (CRA-0, CRB-1, CRA-1, and CRB-1) — The two lowest-order bits of the control registers are used to control the interrupt input lines CA1 and CB1. Bits CRA-0 and CRB-0 are used to

enable the MPU interrupt signals \overline{IRQA} and \overline{IRQB} , respectively. Bits CRA-1 and CRB-1 determine the active transition of the interrupt input signals CA1 and CB1.

FIGURE 17 — PORT A AND PORT B EQUIVALENT CIRCUITS



ORDERING INFORMATION

MC68A21CP

Motorola Integrated Circuit
 M6800 Family
 Blanks = 1.0 MHz
 A = 1.5 MHz
 B = 2.0 MHz
 Device Designation
 In M6800 Family
 Temperature Range
 Blank = 0° → +70°C
 C = -40° → +85°C
 Package
 P = Plastic
 S = Cerdip
 L = Ceramic

BETTER PROGRAM

Better program processing is available on all types listed. Add suffix letters to part number.

Level 1 add "S" Level 2 add "D" Level 3 add "DS"

Level 1 "S" = 10 Temp Cycles — (-25 to 150°C);
 Hi Temp testing at T_A max.
 Level 2 "D" = 168 Hour Burn-in at 125°C
 Level 3 "DS" = Combination of Level 1 and 2.

Speed	Device	Temperature Range
1.0 MHz	MC6821P,L,S	0 to 70°C
	MC6821CP,CL,CS	-40 to +85°C
1.5 MHz	MC68A21P,L,S	0 to +70°C
	MC68A21CP,CL,CS	-40 to +85°C
2.0 MHz	MC68B21P,L,S	0 to +70°C



FIGURE 18 – CONTROL WORD FORMAT

Determine Active CA1 (CB1) Transition for Setting Interrupt Flag IRQA(B)1 – (bit 7)

- b1=0: IRQA(B)1 set by high-to-low transition on CA1 (CB1)
- b1=1: IRQA(B)1 set by low-to-high transition on CA1 (CB1).

IRQA(B) 1 Interrupt Flag (bit 7)

Goes high on active transition of CA1 (CB1); Automatically cleared by MPU Read of Output Register A(B). May also be cleared by hardware Reset.

CA1 (CB1) Interrupt Request Enable/Disable

- b0=0: Disables IRQA(B) MPU Interrupt by CA1 (CB1) active transition.¹
- b0=1: Enable IRQA(B) MPU Interrupt by CA1 (CB1) active transition.

1. IRQA(B) will occur on next (MPU generated) positive transition of b0 if CA1 (CB1) active transition occurred while interrupt was disabled.

Control Register

b7	b6	b5	b4	b3	b2	b1	b0
IRQA(B)1 Flag	IRQA(B)2 Flag	CA2 (CB2) Control			DDR Access	CA1 (CB1) Control	

IRQA(B)2 Interrupt Flag (bit 6)

When CA2 (CB2) is an input, IRQA(B) goes high on active transition CA2 (CB2); Automatically cleared by MPU Read of Output Register A(B). May also be cleared by hardware Reset.

CA2 (CB2) Established as Output (b5=1): IRQA(B) 2=0, not affected by CA2 (CB2) transitions.

Determines Whether Data Direction Register Or Output Register is Addressed

- b2=0: Data Direction Register selected.
- b2=1: Output Register selected.

CA2 (CB2) Established as Output by b5 = 1

(Note that operation of CA2 and CB2 output functions are not identical)

<u>b5</u>	<u>b4</u>	<u>b3</u>	
1	0		→ CA2

b3=0: **Read Strobe with CA1 Restore**
CA2 goes low on first high-to-low E transition following an MPU read of Output Register A; returned high by next active CA1 transition, as specified by bit 1.

b3=1: **Read Strobe with E Restore**
CA2 goes low on first high-to-low E transition following an MPU read of Output Register A; returned high by next high-to-low E transition during a deselect.

<u>b5</u>	<u>b4</u>	<u>b3</u>	
1	1		→ Set/Reset CA2 (CB2)

CA2 (CB2) goes low as MPU writes b3=0 into Control Register.
CA2 (CB2) goes high as MPU writes b3=1 into Control Register.

CA2 (CB2) Established as Input by b5 = 0

<u>b5</u>	<u>b4</u>	<u>b3</u>	
0			→ CA2 (CB2) Interrupt Request Enable/Disable

b3=0: Disables IRQA(A) MPU Interrupt by CA2 (CB2) active transition.*

b3=1: Enables IRQA(B) MPU Interrupt by CA2 (CB2) active transition.

*IRQA(B) will occur on next (MPU generated) positive transition of b3 if CA2 (CB2) active transition occurred while interrupt was disabled.

→ **Determines Active CA2 (CB2) Transition for Setting Interrupt Flag IRQA(B)2 – (Bit b6)**

b4=0: IRQA(B)2 set by high-to-low transition on CA2 (CB2).

b4=1: IRQA(B)2 set by low-to-high transition on CA2 (CB2).



MOTOROLA Semiconductor Products Inc.

PACKAGE DIMENSIONS

**L SUFFIX
CERAMIC PACKAGE
CASE 715-04**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	50.29	51.31	1.980	2.020
B	14.94	15.34	0.588	0.604
C	3.05	4.06	0.120	0.160
D	0.38	0.53	0.015	0.021
F	0.76	1.40	0.030	0.055
G	2.54 BSC		0.100 BSC	
H	0.76	1.78	0.030	0.070
J	0.20	0.33	0.008	0.013
K	2.54	4.19	0.100	0.165
L	14.99	15.49	0.590	0.610
M	-		10°	
N	1.02	1.52	0.040	0.060

NOTES:
 1. LEADS, TRUE POSITIONED WITHIN 0.25 mm (0.010) DIA (AT SEATING PLANE), AT MAX MAT'L CONDITION.
 2. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.

**P SUFFIX
PLASTIC PACKAGE
CASE 711-03**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	51.69	52.45	2.035	2.065
B	13.72	14.22	0.540	0.560
C	3.94	5.08	0.155	0.200
D	0.36	0.56	0.014	0.022
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
H	1.65	2.16	0.065	0.085
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	15.24 BSC		0.600 BSC	
M	0°	15°	0°	15°
N	0.51	1.02	0.020	0.040

NOTES:
 1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25 mm (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

**S SUFFIX
CERDIP PACKAGE
CASE 734-03**


DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	51.31	53.24	2.020	2.096
B	12.70	15.49	0.500	0.610
C	4.06	5.84	0.160	0.230
D	0.38	0.56	0.015	0.022
F	1.27	1.65	0.050	0.065
G	2.54 BSC		0.100 BSC	
J	0.20	0.30	0.008	0.012
K	3.18	4.06	0.125	0.160
L	15.24 BSC		0.600 BSC	
M	5°	15°	5°	15°
N	0.51	1.27	0.020	0.050

NOTES:
 1. DIMENSION A-IS DATUM.
 2. POSITIONAL TOLERANCE FOR LEADS:
 $\pm 0.25 (0.010) \text{ (T) A } \text{ (M)}$
 3. [T] IS SEATING PLANE.
 4. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
 5. DIMENSION A AND B INCLUDES MENISCUS.



PACKAGE DIMENSIONS


L SURFIX
CERAMIC PACKAGE
CASE TYPE



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	1.27	1.27	0.050	0.050
B	0.76	0.76	0.030	0.030
C	0.25	0.25	0.010	0.010
D	0.25	0.25	0.010	0.010
E	0.25	0.25	0.010	0.010
F	0.25	0.25	0.010	0.010
G	0.25	0.25	0.010	0.010
H	0.25	0.25	0.010	0.010
I	0.25	0.25	0.010	0.010
J	0.25	0.25	0.010	0.010
K	0.25	0.25	0.010	0.010
L	0.25	0.25	0.010	0.010
M	0.25	0.25	0.010	0.010
N	0.25	0.25	0.010	0.010
O	0.25	0.25	0.010	0.010
P	0.25	0.25	0.010	0.010
Q	0.25	0.25	0.010	0.010
R	0.25	0.25	0.010	0.010
S	0.25	0.25	0.010	0.010
T	0.25	0.25	0.010	0.010
U	0.25	0.25	0.010	0.010
V	0.25	0.25	0.010	0.010
W	0.25	0.25	0.010	0.010
X	0.25	0.25	0.010	0.010
Y	0.25	0.25	0.010	0.010
Z	0.25	0.25	0.010	0.010

NOTE:
 1. LEAD FINISH SHALL BE SOLDER PLATING.
 2. DIMENSION "L" TO CENTER OF LEAD.
 3. DIMENSION "M" TO CENTER OF LEAD.
 4. DIMENSION "N" TO CENTER OF LEAD.
 5. DIMENSION "O" TO CENTER OF LEAD.
 6. DIMENSION "P" TO CENTER OF LEAD.
 7. DIMENSION "Q" TO CENTER OF LEAD.
 8. DIMENSION "R" TO CENTER OF LEAD.
 9. DIMENSION "S" TO CENTER OF LEAD.
 10. DIMENSION "T" TO CENTER OF LEAD.
 11. DIMENSION "U" TO CENTER OF LEAD.
 12. DIMENSION "V" TO CENTER OF LEAD.
 13. DIMENSION "W" TO CENTER OF LEAD.
 14. DIMENSION "X" TO CENTER OF LEAD.
 15. DIMENSION "Y" TO CENTER OF LEAD.
 16. DIMENSION "Z" TO CENTER OF LEAD.


P SURFIX
PLASTIC PACKAGE
CASE TYPE



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	1.27	1.27	0.050	0.050
B	0.76	0.76	0.030	0.030
C	0.25	0.25	0.010	0.010
D	0.25	0.25	0.010	0.010
E	0.25	0.25	0.010	0.010
F	0.25	0.25	0.010	0.010
G	0.25	0.25	0.010	0.010
H	0.25	0.25	0.010	0.010
I	0.25	0.25	0.010	0.010
J	0.25	0.25	0.010	0.010
K	0.25	0.25	0.010	0.010
L	0.25	0.25	0.010	0.010
M	0.25	0.25	0.010	0.010
N	0.25	0.25	0.010	0.010
O	0.25	0.25	0.010	0.010
P	0.25	0.25	0.010	0.010
Q	0.25	0.25	0.010	0.010
R	0.25	0.25	0.010	0.010
S	0.25	0.25	0.010	0.010
T	0.25	0.25	0.010	0.010
U	0.25	0.25	0.010	0.010
V	0.25	0.25	0.010	0.010
W	0.25	0.25	0.010	0.010
X	0.25	0.25	0.010	0.010
Y	0.25	0.25	0.010	0.010
Z	0.25	0.25	0.010	0.010

NOTE:
 1. DIMENSION "L" TO CENTER OF LEAD.
 2. DIMENSION "M" TO CENTER OF LEAD.
 3. DIMENSION "N" TO CENTER OF LEAD.
 4. DIMENSION "O" TO CENTER OF LEAD.
 5. DIMENSION "P" TO CENTER OF LEAD.
 6. DIMENSION "Q" TO CENTER OF LEAD.
 7. DIMENSION "R" TO CENTER OF LEAD.
 8. DIMENSION "S" TO CENTER OF LEAD.
 9. DIMENSION "T" TO CENTER OF LEAD.
 10. DIMENSION "U" TO CENTER OF LEAD.
 11. DIMENSION "V" TO CENTER OF LEAD.
 12. DIMENSION "W" TO CENTER OF LEAD.
 13. DIMENSION "X" TO CENTER OF LEAD.
 14. DIMENSION "Y" TO CENTER OF LEAD.
 15. DIMENSION "Z" TO CENTER OF LEAD.

S SURFIX
CERAMIC PACKAGE
CASE TYPE



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	1.27	1.27	0.050	0.050
B	0.76	0.76	0.030	0.030
C	0.25	0.25	0.010	0.010
D	0.25	0.25	0.010	0.010
E	0.25	0.25	0.010	0.010
F	0.25	0.25	0.010	0.010
G	0.25	0.25	0.010	0.010
H	0.25	0.25	0.010	0.010
I	0.25	0.25	0.010	0.010
J	0.25	0.25	0.010	0.010
K	0.25	0.25	0.010	0.010
L	0.25	0.25	0.010	0.010
M	0.25	0.25	0.010	0.010
N	0.25	0.25	0.010	0.010
O	0.25	0.25	0.010	0.010
P	0.25	0.25	0.010	0.010
Q	0.25	0.25	0.010	0.010
R	0.25	0.25	0.010	0.010
S	0.25	0.25	0.010	0.010
T	0.25	0.25	0.010	0.010
U	0.25	0.25	0.010	0.010
V	0.25	0.25	0.010	0.010
W	0.25	0.25	0.010	0.010
X	0.25	0.25	0.010	0.010
Y	0.25	0.25	0.010	0.010
Z	0.25	0.25	0.010	0.010

NOTE:
 1. DIMENSION "L" TO CENTER OF LEAD.
 2. DIMENSION "M" TO CENTER OF LEAD.
 3. DIMENSION "N" TO CENTER OF LEAD.
 4. DIMENSION "O" TO CENTER OF LEAD.
 5. DIMENSION "P" TO CENTER OF LEAD.
 6. DIMENSION "Q" TO CENTER OF LEAD.
 7. DIMENSION "R" TO CENTER OF LEAD.
 8. DIMENSION "S" TO CENTER OF LEAD.
 9. DIMENSION "T" TO CENTER OF LEAD.
 10. DIMENSION "U" TO CENTER OF LEAD.
 11. DIMENSION "V" TO CENTER OF LEAD.
 12. DIMENSION "W" TO CENTER OF LEAD.
 13. DIMENSION "X" TO CENTER OF LEAD.
 14. DIMENSION "Y" TO CENTER OF LEAD.
 15. DIMENSION "Z" TO CENTER OF LEAD.



A P P E N D I X D

MC6840 PROGRAMMABLE TIMER MODULE

MOTOROLA reserves the right to make changes to any product without notice to improve reliability, function or design. Motorola does not assume any responsibility for the use of the information in this document for any product not specifically described herein. Motorola does not convey any license under its patent rights nor the rights of others.

MOTOROLA Semiconductor Products Inc.



3501 ED BUELLER BLVD, AUSTIN TEXAS 78721 • A SUBSIDIARY OF MOTOROLA INC.

A P P E N D I X D

MC6840 PROGRAMMABLE TIMER MODULE

Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.



MOTOROLA Semiconductor Products Inc.

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721 • A SUBSIDIARY OF MOTOROLA INC.



MOTOROLA

SEMICONDUCTORS

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721

MC6840
(1.0 MHz)

MC68A40
(1.5 MHz)

MC68B40
(2.0 MHz)

PROGRAMMABLE TIMER MODULE (PTM)

The MC6840 is a programmable subsystem component of the M6800 family designed to provide variable system time intervals.


The MC6840 has three 16-bit binary counters, three corresponding control registers, and a status register. These counters are under software control and may be used to cause system interrupts and/or generate output signals. The MC6840 may be utilized for such tasks as frequency measurements, event counting, interval measuring, and similar tasks. The device may be used for square wave generation, gated delay signals, single pulses of controlled duration, and pulse width modulation as well as system interrupts.

- Operates from a Single 5 Volt Power Supply
- Fully TTL Compatible
- Single System Clock Required (Enable)
- Selectable Prescaler on Timer 3 Capable of 4 MHz for the MC6840, 6 MHz for the MC68A40 and 8 MHz for the MC68B40
- Programmable Interrupts ($\overline{\text{IRQ}}$) Output to MPU
- Readable Down Counter Indicates Counts to Go Until Time-Out
- Selectable Gating for Frequency or Pulse-Width Comparison
- $\overline{\text{RESET}}$ Input
- Three Asynchronous External Clock and Gate/Trigger Inputs Internally Synchronized
- Three Maskable Outputs


MOS

(N-CHANNEL, SILICON-GATE
DEPLETION LOAD)


PROGRAMMABLE TIMER



L SUFFIX
CERAMIC PACKAGE
CASE 719



P SUFFIX
PLASTIC PACKAGE
CASE 710



S SUFFIX
CERDIP PACKAGE
CASE 733

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V_{CC}	-0.3 to +7.0	V
Input Voltage	V_{in}	-0.3 to +7.0	V
Operating Temperature Range - T_L to T_H MC6840, MC68A40, MC68B40 MC6840C, MC68A40C	T_A	0 to +70 -40 to +85	$^{\circ}\text{C}$
Storage Temperature Range	T_{stg}	-55 to +150	$^{\circ}\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance Cerdip Plastic Ceramic	θ_{JA}	65 115 60	$^{\circ}\text{C}/\text{W}$

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{CC}).

FIGURE 1 - PIN ASSIGNMENT





FIGURE 2 — BLOCK DIAGRAM



POWER CONSIDERATIONS

The average chip-junction temperature, T_J , in $^{\circ}\text{C}$ can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA}) \tag{1}$$

Where:

- T_A = Ambient Temperature, $^{\circ}\text{C}$
- θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, $^{\circ}\text{C}/\text{W}$
- $P_D = P_{INT} + P_{PORT}$
- $P_{INT} = I_{CC} \times V_{CC}$, Watts — Chip Internal Power
- P_{PORT} = Port Power Dissipation, Watts — User Determined

For most applications $P_{PORT} \ll P_{INT}$ and can be neglected. P_{PORT} may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between P_D and T_J (if P_{PORT} is neglected) is:

$$P_D = K + (T_J + 273^{\circ}\text{C}) \tag{2}$$

Solving equations 1 and 2 for K gives:

$$K = P_D \cdot (T_A + 273^{\circ}\text{C}) + \theta_{JA} \cdot P_D^2 \tag{3}$$

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .



DC ELECTRICAL CHARACTERISTICS ($V_{CC}=5.0\text{ Vdc} \pm 5\%$, $V_{SS}=0$, $T_A=T_L$ to T_H unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Input High Voltage	V_{IH}	$V_{SS}+2.0$	—	V_{CC}	V
Input Low Voltage	V_{IL}	$V_{SS}-0.3$	—	$V_{SS}+0.8$	V
Input Leakage Current ($V_{in}=0$ to 5.25 V)	I_{in}	—	1.0	2.5	μA
Three-State (Off State) Input Current ($V_{in}=0.5$ to 2.4 V)	D0-D7 I_{TSI}	—	2.0	10	μA
Output High Voltage ($I_{Load} = -205\ \mu\text{A}$) ($I_{Load} = -200\ \mu\text{A}$)	D0-D7 Other Outputs V_{OH}	$V_{SS}+2.4$ $V_{SS}+2.4$	— —	— —	V
Output Low Voltage ($I_{Load} = 1.6\text{ mA}$) ($I_{Load} = 3.2\text{ mA}$)	D0-D7 O1-O3, \overline{IRQ} V_{OL}	— —	— —	$V_{SS}+0.4$ $V_{SS}+0.4$	V
Output Leakage Current (Off State) ($V_{OH}=2.4\text{ V}$)	\overline{IRQ} I_{LOH}	—	1.0	10	μA
Internal Power Dissipation (Measured at $T_A=T_L$)	P_{INT}	—	470	700	mW
Input Capacitance ($V_{in}=0$, $T_A=25^\circ\text{C}$, $f=1.0\text{ MHz}$)	D0-D7 All Others C_{in}	— —	— —	12.5 7.5	pF
Output Capacitance ($V_{in}=0$, $T_A=25^\circ\text{C}$, $f=1.0\text{ MHz}$)	\overline{IRQ} O1, O2, O3 C_{out}	— —	— —	5.0 10	pF

AC OPERATING CHARACTERISTICS (See Figures 4-9)

Characteristic	Symbol	MC6840		MC68A40		MC68B40		Unit
		Min	Max	Min	Max	Min	Max	
Input Rise and Fall Times (Figures 4 and 5) \overline{C} , \overline{G} and \overline{RESET}	t_r, t_f	—	1.0*	—	0.666*	—	0.500*	μs
Input Pulse Width Low (Figure 4) (Asynchronous Input) \overline{C} , \overline{G} and \overline{RESET}	PW_L	$t_{cycE} + t_{su} + t_{hd}$	—	$t_{cycE} + t_{su} + t_{hd}$	—	$t_{cycE} + t_{su} + t_{hd}$	—	ns
Input Pulse Width High (Figure 5) (Asynchronous Input) \overline{C} , \overline{G}	PW_H	$t_{cycE} + t_{su} + t_{hd}$	—	$t_{cycE} + t_{su} + t_{hd}$	—	$t_{cycE} + t_{su} + t_{hd}$	—	ns
Input Setup Time (Figure 6) (Synchronous Input) \overline{C} , \overline{G} and \overline{RESET}	t_{su}	200	—	120	—	75	—	ns
Input Hold Time (Figure 6) (Synchronous Input) \overline{C} , \overline{G} and \overline{RESET}	t_{hd}	50	—	50	—	50	—	ns
Input Synchronization Time (Figure 9) $\overline{C3}$ (+8 Prescaler Mode Only)	t_{sync}	250	—	200	—	175	—	ns
Input Pulse Width $\overline{C3}$ (+8 Prescaler Mode Only)	PW_L, PW_H	120	—	80	—	60	—	ns
Output Delay, O1-O3 (Figure 7) ($V_{OH}=2.4\text{ V}$, Load B) TTL	t_{co}	—	700	—	460	—	340	ns
($V_{OH}=2.4\text{ V}$, Load D) MOS	t_{cm}	—	450	—	450	—	340	ns
($V_{OH}=0.7\text{ V}_{DD}$, Load D) CMOS	t_{cmos}	—	2.0	—	1.35	—	1.0	μs
Interrupt Release Time	t_{IR}	—	1.2	—	0.9	—	0.7	μs

* t_r and $t_f \leq t_{cycE}$



BUS TIMING CHARACTERISTICS (See Notes 1, 2, and 3)

Ident. Number	Characteristic	Symbol	MC6840		MC68A40		MC68B40		Unit
			Min	Max	Min	Max	Min	Max	
1	Cycle Time	t_{cyc}	1.0	10	0.67	10	0.5	10	μs
2	Pulse Width, E Low	PW _{EL}	430	9500	280	9500	210	9500	ns
3	Pulse Width, E High	PW _{EH}	450	9500	280	9500	220	9500	ns
4	Clock Rise and Fall Time	t_r, t_f	—	25	—	25	—	20	ns
9	Address Hold Time	t_{AH}	10	—	10	—	10	—	ns
13	Address Setup Time Before E	t_{AS}	80	—	60	—	40	—	ns
14	Chip Select Setup Time Before E	t_{CS}	80	—	60	—	40	—	ns
15	Chip Select Hold Time	t_{CH}	10	—	10	—	10	—	ns
18	Read Data Hold Time	t_{DHR}	20	50*	20	50*	20	50*	ns
21	Write Data Hold Time	t_{DHW}	10	—	10	—	10	—	ns
30	Peripheral Output Data Delay Time	t_{DDR}	—	290	—	180	—	150	ns
31	Peripheral Input Data Setup Time	t_{DSW}	165	—	80	—	60	—	ns

*The data bus output buffers are no longer sourcing or sinking current by t_{DHR} max (High Impedance).

FIGURE 3 — BUS TIMING




FIGURE 4 — INPUT PULSE WIDTH LOW





FIGURE 5 — INPUT PULSE WIDTH HIGH



NOTES:

- Not all signals are applicable to every part.
- Voltage levels shown are $V_L \leq 0.4$ V, $V_H \geq 2.4$ V, unless otherwise specified.
- Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.



MOTOROLA Semiconductor Products Inc.

FIGURE 6 – INPUT SETUP AND HOLD TIMES




FIGURE 7 – OUTPUT DELAY




FIGURE 8 – \overline{IRQ} RELEASE TIME




FIGURE 9 – $\overline{C3}$ INPUT SYNCHRONIZATION TIME (+8 PRESCALER MODE ONLY)





FIGURE 10 – BUS TIMING TEST LOADS



NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.



DEVICE OPERATION

The MC6840 is part of the M6800 microprocessor family and is fully bus compatible with M6800 systems. The three timers in the MC6840 operate independently and in several distinct modes to fit a wide variety of measurement and synthesis applications.

The MC6840 is an integrated set of three distinct counter/timers (Figure 1). It consists of three 16-bit data latches, three 16-bit counters (clocked independently), and the comparison and enable circuitry necessary to implement various measurement and synthesis functions. In addition, it contains interrupt drivers to alert the processor that a particular function has been completed.

In a typical application, a timer will be loaded by first storing two bytes of data into an associated Counter Latch. This data is then transferred into the counter via a Counter Initialization cycle. If the counter is enabled, the counter decrements on each subsequent clock period which may be an external clock, or Enable (E) until one of several predetermined conditions causes it to halt or recycle. The timers are thus programmable, cyclic in nature, controllable by external inputs or the MPU program, and accessible by the MPU at any time.

BUS INTERFACE

The Programmable Timer Module (PTM) interfaces to the M6800 Bus with an 8-bit bidirectional data bus, two Chip Select lines, a Read/Write line, a clock (Enable) line, and Interrupt Request line, an external Reset line, and three Register select lines. VMA should be utilized in conjunction with an MPU address line into a Chip Select of the PTM when using the MC6800/6802/6808.

BIDIRECTIONAL DATA (D0-D7) — The bidirectional data lines (D0-D7) allow the transfer of data between the MPU and PTM. The data bus output drivers are three-state devices which remain in the high-impedance (off) state except when the MPU performs a PTM read operation (Read/Write and Enable lines high and PTM Chip Selects activated).

CHIP SELECT ($\overline{CS0}$, CS1) — These two signals are used to activate the Data Bus interface and allow transfer of data from the PTM. With $\overline{CS0}=0$ and CS1=1, the device is selected and data transfer will occur.

READ/WRITE (R/\overline{W}) — This signal is generated by the MPU to control the direction of data transfer on the Data Bus. With the PTM selected, a low state on the PTM R/\overline{W} line enables the input buffers and data is transferred from the MPU to the PTM on the trailing edge of the E (Enable) clock. Alternately, (under the same conditions) $R/\overline{W}=1$ and Enable high allows data in the PTM to be read by the MPU.

ENABLE (E CLOCK) — The E clock signal synchronizes data transfer between the MPU and the PTM. It also performs an equivalent synchronization function on the external clock, reset, and gate inputs of the PTM.

INTERRUPT REQUEST (\overline{IRQ}) — The active low Interrupt Request signal is normally tied directly (or through priority interrupt circuitry) to the \overline{IRQ} input of the MPU. This is an

“open drain” output (no load device on the chip) which permits other similar interrupt request lines to be tied together in a wire-OR configuration.

The \overline{IRQ} line is activated if, and only if, the Composite Interrupt Flag (Bit 7 of the Internal Status Register) is asserted. The conditions under which the \overline{IRQ} line is activated are discussed in conjunction with the Status Register.

RESET — A low level at this input is clocked into the PTM by the E (Enable) input. Two Enable pulses are required to synchronize and process the signal. The PTM then recognizes the active “low” or inactive “high” on the third Enable pulse. If the RESET signal is asynchronous, an additional Enable period is required if setup times are not met. The RESET input must be stable High/Low for the minimum time stated in the AC Operating Characteristics.

Recognition of a low level at this input by the PTM causes the following action to occur:

- All counter latches are preset to their maximum count values.
- All Control Register bits are cleared with the exception of CR10 (internal reset bit) which is set.
- All counters are preset to the contents of the latches.
- All counter outputs are reset and all counter clocks are disabled.
- All Status Register bits (interrupt flags) are cleared.

REGISTER SELECT LINES (RS0, RS1, RS2) — These inputs are used in conjunction with the R/W line to select the internal registers, counters and latches as shown in Table 1.

NOTE:

The PTM is accessed via MPU Load and Store operations in much the same manner as a memory device. The instructions available with the M6800 family of MPUs which perform read-modify-write operations on memory should not be used when the PTM is accessed. These instructions actually fetch a byte from memory, perform an operation, then restore it to the same address location. Since the PTM uses the R/W line as an additional register select input, the modified data will not be restored to the same register if these instructions are used.

CONTROL REGISTER

Each timer in the MC6840 has a corresponding write-only Control Register. Control Register #2 has a unique address space (RS0=1, RS=0, RS2=0) and therefore may be written into at any time. The remaining Control Registers (#1 and #3) share the Address Space selected by a logic zero on all Register Select inputs.

CR20 — The least-significant bit of Control Register #2 (CR20) is used as an additional addressing bit for Control Registers #1 and #3. Thus, with all Register selects and R/W inputs at logic zero, Control Register #1 will be written into if CR20 is a logic one. Under the same conditions, Control Register #3 can also be written into after a RESET low condition has occurred, since all control register bits (except CR10) are cleared. Therefore, one may write in the sequence CR3, CR2, CR1.



TABLE 1 — REGISTER SELECTION


Register Select Inputs			Operations	
RS2	RS1	RS0	R/W = 0	R/W = 1
0	0	0	CR20 = 0 Write Control Register #3 CR20 = 1 Write Control Register #1	No Operation
0	0	1	Write Control Register #2	Read Status Register
0	1	0	Write MSB Buffer Register	Read Timer #1 Counter
0	1	1	Write Timer #1 Latches	Read LSB Buffer Register
1	0	0	Write MSB Buffer Register	Read Timer #2 Counter
1	0	1	Write Timer #2 Latches	Read LSB Buffer Register
1	1	0	Write MSB Buffer Register	Read Timer #3 Counter
1	1	1	Write Timer #3 Latches	Read LSB Buffer Register

CR10 — The least-significant bit of Control Register #1 is used as an Internal Reset bit. When this bit is a logic zero, all timers are allowed to operate in the modes prescribed by the remaining bits of the control registers. Writing a "one" into CR10 causes all counters to be preset with the contents of the corresponding counter latches, all counter clocks to be disabled, and the timer outputs and interrupt flags (Status Register) to be reset. Counter Latches and Control Registers are undisturbed by an Internal Reset and may be written into regardless of the state of CR10.

The least-significant bit of Control Register #3 is used as a selector for a +8 prescaler which is available with Timer #3 only. The prescaler, if selected, is effectively placed between the clock input circuitry and the input to Counter #3. It can therefore be used with either the internal clock (Enable) or an external clock source.

CR30 — The functions depicted in the foregoing discussions are tabulated in Table 2 for ease of reference.

TABLE 2 — CONTROL REGISTER BITS



Control Register Bits CR10, CR20, and CR30 are unique in that each selects a different function. The remaining bits (1 through 7) of each Control Register select common functions, with a particular Control Register affecting only its corresponding timer.

CRX1 — Bit 1 of Control Register #1 (CR11) selects whether an internal or external clock source is to be used with Timer #1. Similarly, CR21 selects the clock source for Timer #2, and CR31 performs this function for Timer #3. The function of each bit of Control Register "X" can therefore be defined as shown in the remaining section of Table 2.

CRX2 — Control Register Bit 2 selects whether the binary information contained in the Counter Latches (and subsequently loaded into the counter) is to be treated as a single 16-bit word or two 8-bit bytes. In the single 16-bit Counter Mode (CRX2=0) the counter will decrement to zero after $N + 1$ enabled ($G = 0$) clock periods, where N is defined as the 16-bit number in the Counter Latches. With CRX2=1, a similar Time Out will occur after $(L + 1) \cdot (M + 1)$ enabled clock periods, where L and M, respectively, refer to the LSB and MSB bytes in the Counter Latches.

CRX3-CRX7 — Control Register Bits 3, 4, and 5 are explained in detail in the Timer Operating Mode section. Bit 6 is an interrupt mask bit which will be explained more fully in conjunction with the Status Register, and bit 7 is used to enable the corresponding Timer Output. A summary of the control register programming modes is shown in Table 3.

STATUS REGISTER/INTERRUPT FLAGS

The MC6840 has an internal Read-Only Status Register which contains four Interrupt Flags. (The remaining four bits of the register are not used, and defaults to zeros when being read.) Bits 0, 1, and 2 are assigned to Timers 1, 2, and 3, respectively, as individual flag bits, while Bit 7 is a Composite Interrupt Flag. This flag bit will be asserted if any of the individual flag bits is set while Bit 6 of the corresponding Control Register is at a logic one. The conditions for asserting the composite Interrupt Flag bit can therefore be expressed as:

$$INT = I1 \cdot CR16 + I2 \cdot CR26 + I3 \cdot CR36$$

where INT = Composite Interrupt Flag (Bit 7)

I1 = Timer #1 Interrupt Flag (Bit 0)

I2 = Timer #2 Interrupt Flag (Bit 1)

I3 = Timer #3 Interrupt Flag (Bit 2)

An interrupt flag is cleared by a Timer Reset condition, i.e., External RESET = 0 or Internal Reset Bit (CR10) = 1. It will also be cleared by a Read Timer Counter Command provided that the Status Register has previously been read while the interrupt flag was set. This condition on the Read Status Register-Read Timer Counter (RS-RT) sequence is designed to prevent missing interrupts which might occur after the status register is read, but prior to reading the Timer Counter.

An Individual Interrupt Flag is also cleared by a Write Timer Latches (W) command or a Counter Initialization (CI) sequence, provided that W or CI affects the Timer corresponding to the individual Interrupt Flag.

COUNTER LATCH INITIALIZATION

Each of the three independent timers consists of a 16-bit addressable counter and a 16-bit addressable latch. The counters are preset to the binary numbers stored in the latches. Counter initialization results in the transfer of the latch contents to the counter. See notes in Table 4 regarding the binary number N, L, or M placed into the Latches and their relationship to the output waveforms and counter Time-Outs.

Since the PTM data bus is 8-bits wide and the counters are 16-bits wide, a temporary register (MSB Buffer Register) is provided. This "write only" register is for the Most-Significant Byte of the desired latch data. Three addresses are provided for the MSB Buffer Register (as indicated in Table 1), but they all lead to the same Buffer. Data from the MSB Buffer will automatically be transferred into the Most-Significant Byte of Timer #X when a Write Timer #X Latches Command is performed. So it can be seen that the MC6840 has been designed to allow transfer of two bytes of data into the counter latches provided that the MSB is transferred first. The storage order must be observed to ensure proper latch operation.

In many applications, the source of the data will be an M6800 Family MPU. It should be noted that the 16-bit store operations of the M6800 family microprocessors (STS and STX) transfer data in the order required by the PTM. A Store Index Register Instruction, for example, results in the MSB of the X register being transferred to the selected address, then the LSB of the X register being written into the next higher location. Thus, either the index register or stack pointer may be transferred directly into a selected counter latch with a single instruction.

A logic zero at the RESET input also initializes the counter latches. In this case, all latches will assume a maximum count of 65,535₁₀. It is important to note that an Internal

TABLE 3 — PTM OPERATING MODE SELECTION

CRX3	CRX4	CRX5	
0	0	0	Continuous Operating Mode: Gate ↓ or Write to Latches or Reset Causes Counter Initialization
0	0	1	Frequency Comparison Mode: Interrupt If Gate ↑ is < Counter Time Out
0	1	0	Continuous Operating Mode: Gate ↓ or Reset Causes Counter Initialization
0	1	1	Pulse Width Comparison Mode: Interrupt if Gate ↑ is < Counter Time Out
1	0	0	Single Shot Mode: Gate ↓ or Write to Latches or Reset Causes Counter Initialization
1	0	1	Frequency Comparison Mode: Interrupt If Gate ↑ is > Counter Time Out
1	1	0	Single Shot Mode: Gate ↓ or Reset Causes Counter Initialization
1	1	1	Pulse Width Comparison Mode: Interrupt If Gate ↑ is > Counter Time Out



Reset (Bit zero of Control Register 1 Set) has no effect on the counter latches.

COUNTER INITIALIZATION

Counter Initialization is defined as the transfer of data from the latches to the counter with subsequent clearing of the Individual Interrupt Flag associated with the counter. Counter Initialization always occurs when a reset condition ($\overline{\text{RESET}}=0$ or $\text{CR10}=1$) is recognized. It can also occur — depending on Timer Mode — with a Write Timer Latches command or recognition of a negative transition of the Gate input.

Counter recycling or re-initialization occurs when a negative transition of the clock input is recognized after the counter has reached an all-zero state. In this case, data is transferred from the Latches to the Counter.


ASYNCHRONOUS INPUT/OUTPUT LINES

Each of the three timers within the PTM has external clock and gate inputs as well as a counter output line. The inputs are high-impedance, TTL-compatible lines and outputs are capable of driving two standard TTL loads.

CLOCK INPUTS ($\overline{\text{C1}}$, $\overline{\text{C2}}$, and $\overline{\text{C3}}$) — Input pins $\overline{\text{C1}}$, $\overline{\text{C2}}$, and $\overline{\text{C3}}$ will accept asynchronous TTL voltage level signals to decrement Timers 1, 2, and 3, respectively. The high and low levels of the external clocks must each be stable for at least one system clock period plus the sum of the setup and hold times for the clock inputs. The asynchronous clock rate can vary from dc to the limit imposed by the Enable Clock Setup, and Hold times.

The external clock inputs are clocked in by Enable pulses. Three Enable periods are used to synchronize and process the external clock. The fourth Enable pulse decrements the internal counter. This does not affect the input frequency, it merely creates a delay between a clock input transition and internal recognition of that transition by the PTM. All references to C inputs in this document relate to internal recognition of the input transition. Note that a clock high or low level which does not meet setup and hold time specifications may require an additional Enable pulse for recognition. When observing recurring events, a lack of synchronization will result in "jitter" being observed on the output of the PTM when using asynchronous clocks and gate input signals. There are two types of jitter. "System jitter" is the result of the input signals being out of synchronization with Enable, permitting signals with marginal setup and hold time to be recognized by either the bit time nearest the input transition or the subsequent bit time.

"Input jitter" can be as great as the time between input signal negative going transitions plus the system jitter, if the first transition is recognized during one system cycle, and not recognized the next cycle, or vice versa. See Figure 11.



CLOCK INPUT $\overline{\text{C3}}$ (+8 PRESCALER MODE) — External clock input $\overline{\text{C3}}$ represents a special case when Timer #3 is programmed to utilize its optional +8 prescaler mode.

The divide-by-8 prescaler contains an asynchronous ripple counter; thus, input setup (t_{SU}) and hold times (t_{HD}) do not apply. As long as minimum input pulse widths are maintained, the counter will recognize and process all input clock ($\overline{\text{C3}}$) transitions. However, in order to guarantee that a clock transition is processed during the current E cycle, a certain amount of synchronization time (t_{sync}) is required between the $\overline{\text{C3}}$ transition and the falling edge of Enable (see Figure 9). If the synchronization time requirement is not met, it is possible that the $\overline{\text{C3}}$ transition will not be processed until the following E cycle.

The maximum input frequency and allowable duty cycles for the +8 prescaler mode are specified under the AC Operating Characteristics. Internally, the +8 prescaler output is treated in the same manner as the previously discussed clock inputs.

GATE INPUTS ($\overline{\text{G1}}$, $\overline{\text{G2}}$, $\overline{\text{G3}}$) — Input pins $\overline{\text{G1}}$, $\overline{\text{G2}}$, and $\overline{\text{G3}}$ accept asynchronous TTL-compatible signals which are used as triggers or clock gating functions to Timers 1, 2, and 3, respectively. The gating inputs are clocked into the PTM by the E (enable) clock in the same manner as the previously discussed clock inputs. That is, a Gate transition is recognized by the PTM on the fourth Enable pulse (provided setup and hold time requirements are met), and the high or low levels of the Gate input must be stable for at least one system clock period plus the sum of setup and hold times. All references to G transition in this document relate to internal recognition of the input transition.

The Gate inputs of all timers directly affect the internal 16-bit counter. The operation of $\overline{\text{G3}}$ is therefore independent of the +8 prescaler selection.

TIMER OUTPUTS (O1, O2, O3) — Timer outputs O1, O2, and O3 are capable of driving up to two TTL loads and produce a defined output waveform for either Continuous or Single-Shot Timer modes. Output waveform definition is accomplished by selecting either Single 16-bit or Dual 8-bit operating modes. The Single 16-bit mode will produce a square-wave output in the continuous mode and a single pulse in the single-shot mode. The Dual 8-bit mode will produce a variable duty cycle pulse in both the continuous and single-shot timer modes. One bit of each Control Register (CRX7) is used to enable the corresponding output. If this bit is cleared, the output will remain low (V_{OL}) regardless of the operating mode. If it is cleared while the output is high the output will go low during the first enable cycle following a write to the Control Register.

The Continuous and Single-Shot Timer Modes are the only ones for which output response is defined in this data sheet. Refer to the Programmable Timer Fundamentals and Applications manual for a discussion of the output signals in other modes. Signals appear at the outputs (unless $\text{CRX7}=0$) during Frequency and Pulse Width comparison modes, but the actual waveform is not predictable in typical applications.



TIMER OPERATING MODES

The MC6840 has been designed to operate effectively in a wide variety of applications. This is accomplished by using three bits of each control register (CRX3, CRX4, and CRX5) to define different operating modes of the Timers. These modes are divided into WAVE SYNTHESIS and WAVE MEASUREMENT modes, and are outlined in Table 4.

TABLE 4 — OPERATING MODES

Control Register			Timer Operating Mode	
CRX3	CRX4	CRX5		
0	*	0	Continuous	Synthesizer
0	*	1	Single-Shot	
1	0	*	Frequency Comparison	Measurement
1	1	*	Pulse Width Comparison	

*Defines Additional Timer Function Selection.

One of the WAVE SYNTHESIS modes is the Continuous Operating mode, which is useful for cyclic wave generation. Either symmetrical or variable duty-cycle waves can be generated in this mode. The other wave synthesis mode, the Single-Shot mode, is similar in use to the Continuous operating mode, however, a single pulse is generated, with a programmable preset width.

The WAVE MEASUREMENT modes include the Frequency Comparison and Pulse Width Comparison modes which are used to measure cyclic and singular pulse widths, respectively.

In addition to the four timer modes in Table 4, the remaining control register bit is used to modify counter initialization and enabling or interrupt conditions.

WAVE SYNTHESIS MODES

CONTINUOUS OPERATING MODE (TABLE 5) — The continuous mode will synthesize a continuous wave with a period proportional to the preset number in the particular timer latches. Any of the timers in the PTM may be programmed to operate in a continuous mode by writing zeroes into bits 3 and 5 of the corresponding control register. Assuming

that the timer output is enabled (CRX7 = 1), either a square wave or a variable duty cycle waveform will be generated at the Timer Output, OX. The type of output is selected via Control Register Bit 2.

Either a Timer Reset (CR10 = 1 or External Reset = 0) condition or internal recognition of a negative transition of the Gate input results in Counter Initialization. A Write Timer latches command can be selected as a Counter Initialization signal by clearing CRX4.

The counter is enabled by an absence of a Timer Reset condition and a logic zero at the Gate input. In the 16-bit mode, the counter will decrement on the first clock cycle during or after the counter initialization cycle. It continues to decrement on each clock signal so long as G remains low and no reset condition exists. A Counter Time Out (the first clock after all counter bits = 0) results in the Individual Interrupt Flag being set and reinitialization of the counter.

In the Dual 8-bit mode (CRX2 = 1) [refer to the example in Figure 12 and Tables 5 and 6] the MSB decrements once for every full countdown of the LSB + 1. When the LSB = 0, the MSB is unchanged; on the next clock pulse the LSB is reset to the count in the LSB Latches, and the MSB is decremented by 1 (one). The output, if enabled, remains low during and after initialization and will remain low until the counter MSB is all zeroes. The output will go high at the beginning of the next clock pulse. The output remains high until both the LSB and MSB of the counter are all zeroes. At the beginning of the next clock pulse the defined Time Out (TO) will occur and the output will go low. In the Dual 8-bit mode the period of the output of the example in Figure 12 would span 20 clock pulses as opposed to 1546 clock pulses using the normal 16-bit mode.


A special time-out condition exists for the dual 8-bit mode (CRX2 = 1) if L = 0. In this case, the counter will revert to a mode similar to the single 16-bit mode, except Time Out occurs after M + 1* clock pulses. The output, if enabled, goes low during the Counter Initialization cycle and reverses state at each Time Out. The counter remains cyclical (is reinitialized at each Time Out) and the Individual Interrupt Flag is set when Time Out occurs. If M = L = 0, the internal counters do not change, but the output toggles at a rate of 1/2 the clock frequency.

TABLE 5 — CONTINUOUS OPERATING MODES

Synthesis Modes		CONTINUOUS MODE (CRX3 = 0, CRX5 = 0)	
Control Register		Initialization/Output Waveforms	
CRX2	CRX4	Counter Initialization	*Timer Output (OX) (CRX7 = 1)
0	0	$\bar{G} \downarrow + W + R$	
0	1	$\bar{G} \downarrow + R$	
1	0	$\bar{G} \downarrow + W + R$	
1	1	$\bar{G} \downarrow + R$	



FIGURE 12 — TIMER OUTPUT WAVEFORM EXAMPLE
(Continuous Dual 8-Bit Mode Using Internal Enable)



- *Preset LSB and MSB to Respective Latches on the negative transition of the Enable
- **Preset LSB to LSB Latches and Decrement MSB by one on the negative transition of the Enable

The discussion of the Continuous Mode has assumed that the application requires an output signal. It should be noted that the Timer operates in the same manner with the output disabled (CRX7=0). A Read Timer Counter command is valid regardless of the state of CRX7.

SINGLE-SHOT TIMER MODE — This mode is identical to the Continuous Mode with three exceptions. The first of these is obvious from the name — the output returns to a low level after the initial Time Out and remains low until another Counter Initialization cycle occurs.

As indicated in Table 6, the internal counting mechanism remains cyclical in the Single-Shot Mode. Each Time Out of

the counter results in the setting of an Individual Interrupt Flag and re-initialization of the counter.

The second major difference between the Single-Shot and Continuous modes is that the internal counter enable is not dependent on the Gate input level remaining in the low state for the Single-Shot mode.

Another special condition is introduced in the Single-Shot mode. If $L = M = 0$ (Dual 8-bit) or $N = 0$ (Single 16-bit), the output goes low on the first clock received during or after Counter Initialization. The output remains low until the Operating Mode is changed or nonzero data is written into the Counter Latches. Time Outs continue to occur at the end of each clock period.

TABLE 6 — SINGLE-SHOT OPERATING MODES

Synthesis Modes		SINGLE-SHOT MODE (CRX3 = 0, CRX7 = 1, CRX5 = 1)	
Control Register		Initialization/Output Waveforms	
CRX2	CRX4	Counter Initialization	Timer Output (OX)
0	0	$\bar{G} \downarrow + W + R$	
0	1	$\bar{G} \downarrow + R$	
1	0	$\bar{G} \downarrow + W + R$	
1	1	$\bar{G} \downarrow + R$	

Symbols are as defined in Table 5.



The three differences between Single-Shot and Continuous Timer Mode can be summarized as attributes of the Single-Shot mode:

1. Output is enabled for only one pulse until it is reinitialized.
2. Counter Enable is independent of Gate.
3. $L=M=0$ or $N=0$ disables output.

Aside from these differences, the two modes are identical.

WAVE MEASUREMENT MODES

TIME INTERVAL MODES — The Time Interval Modes are the Frequency (period) Measurement and Pulse Width Comparison Modes, and are provided for those applications which require more flexibility of interrupt generation and Counter Initialization. Individual Interrupt Flags are set in these modes as a function of both Counter Time Out and transitions of the Gate input. Counter Initialization is also affected by Interrupt Flag status.

A timer's output is normally not used in a Wave Measurement mode, but it is defined. If the output is enabled, it will operate as follows. During the period between reinitialization of the timer and the first Time Out, the output will be a logical zero. If the first Time Out is completed (regardless of its method of generation), the output will go high. If further TO's occur, the output will change state at each completion of a Time-Out.

The counter does operate in either Single 16-bit or Dual 8-bit modes as programmed by CRX2. Other features of the Wave Measurement Modes are outlined in Table 7.

Frequency Comparison Or Period Measurement Mode (CRX3=1, CRX4=0) — The Frequency Comparison Mode with CRX5=1 is straightforward. If Time Out occurs prior to the first negative transition of the Gate input after a Counter Initialization cycle, and Individual Interrupt Flag is set. The counter is disabled, and a Counter Initialization cycle cannot begin until the interrupt flag is cleared and a negative transition on \overline{G} is detected.

If CRX5=0, as shown in Tables 7 and 8, an interrupt is generated if Gate input returns low prior to a Time Out. If a Counter Time Out occurs first, the counter is recycled and continues to decrement. A bit is set within the timer on the initial Time Out which precludes further individual interrupt

generation until a new Counter Initialization cycle has been completed. When this internal bit is set, a negative transition of the Gate input starts a new Counter Initialization cycle. (The condition of $\overline{G} \cdot \overline{I} \cdot \overline{TO}$ is satisfied, since a Time Out has occurred and no individual Interrupt has been generated.)

Any of the timers within the PTM may be programmed to compare the period of a pulse (giving the frequency after calculations) at the Gate input with the time period requested for Counter Time Out. A negative transition of the Gate Input enables the counter and starts a Counter Initialization cycle — provided that other conditions, as noted in Table 8, are satisfied. The counter decrements on each clock signal recognized during or after Counter Initialization until an Interrupt is generated, a Write Timer Latches command is issued, or a Timer Reset condition occurs. It can be seen from Table 8 that an interrupt condition will be generated if CRX5=0 and the period of the pulse (single pulse or measured separately repetitive pulses) at the Gate input is less than the Counter Time Out period. If CRX5=1, an interrupt is generated if the reverse is true.

Assume now with CRX5=1 that a Counter Initialization has occurred and that the Gate input has returned low prior to Counter Time Out. Since there is no Individual Interrupt Flag generated, this automatically starts a new Counter Initialization Cycle. The process will continue with frequency comparison being performed on each Gate input cycle until the mode is changed, or a cycle is determined to be above the predetermined limit.

Pulse Width Comparison Mode (CRX3=1, CRX4=1) —

This mode is similar to the Frequency Comparison Mode except for a positive, rather than negative, transition of the Gate input terminates the count. With CRX5=0, an Individual Interrupt Flag will be generated if the zero level pulse applied to the Gate input is less than the time period required for Counter Time Out. With CRX5=1, the interrupt is generated when the reverse condition is true.

As can be seen in Table 8, a positive transition of the Gate input disables the counter. With CRX5=0, it is therefore possible to directly obtain the width of any pulse causing an interrupt. Similar data for other Time Interval Modes and conditions can be obtained, if two sections of the PTM are dedicated to the purpose.

FIGURE 7 — OUTPUT DELAY

CRX3 = 1			
CRX4	CRX5	Application	Condition for Setting Individual Interrupt Flag
0	0	Frequency Comparison	Interrupt Generated if Gate Input Period (1/F) is less than Counter Time Out (TO)
0	1	Frequency Comparison	Interrupt Generated if Gate Input Period (1/F) is greater than Counter Time Out (TO)
1	0	Pulse Width Comparison	Interrupt Generated if Gate Input "Down Time" is less than Counter Time Out (TO)
1	1	Pulse Width Comparison	Interrupt Generated if Gate Input "Down Time" is greater than Counter Time Out (TO)



TABLE 8 — FREQUENCY COMPARISON MODE

Mode	Bit 3	Bit 4	Control Reg. Bit 5	Counter Initialization	Counter Enable Flip-Flop Set (CE)	Counter Enable Flip-Flop Reset (CE)	Interrupt Flag Set (I)
Frequency	1	0	0	$\overline{GI} \cdot I \pm (CE + TO) + R$	$\overline{GI} \cdot W \cdot R \cdot \overline{T}$	$W + R + I$	\overline{GI} Before TO
Comparison	1	0	1	$\overline{GI} \cdot \overline{T} + R$	$\overline{GI} \cdot W \cdot R \cdot \overline{T}$	$W + R + I$	TO Before \overline{GI}
Pulse Width	1	1	0	$\overline{GI} \cdot \overline{T} + R$	$\overline{GI} \cdot W \cdot R \cdot \overline{T}$	$W + R + I + G$	\overline{GI} Before TO
Comparison	1	1	1	$\overline{GI} \cdot \overline{T} + R$	$\overline{GI} \cdot W \cdot R \cdot \overline{T}$	$W + R + I + G$	\overline{GI} Before TO

\overline{GI} = Negative transition of Gate input.
 W = Write Timer Latches Command.
 R = Timer Reset (CR10 = 1 or External $\overline{RESET} = 0$)
 N = 16-Bit Number in Counter Latch.
 TO = Counter Time Out (All Zero Condition)
 I = Interrupt for a given timer.

*All time intervals shown above assume the Gate (\overline{G}) and Clock (\overline{C}) signals are synchronized to the system clock (E) with the specified setup and hold time requirements.

ORDERING INFORMATION

MC68A40CP

Motorola Integrated Circuit
 M6800 Family
 Blanks = 1.0 MHz
 A = 1.5 MHz
 B = 2.0 MHz
 Device Designation
 In M6800 Family
 Temperature Range
 Blank = 0° → +70°C
 C = -40° → +85°C
 Package
 P = Plastic
 S = Cerdip
 L = Ceramic

BETTER PROGRAM

Better program processing is available on all types listed. Add suffix letters to part number.

Level 1 add "S" Level 2 add "D" Level 3 add "DS"

S = Level 1 — 10 temp cycles — (-25 to 150°C); high temp. testing at t_{AMAX}
 D = Level 2 — 168-Hour burn-in at 125°C
 DS = Level 3 — combination of Level I and Level II.



PACKAGE DIMENSIONS

**L SUFFIX
CERAMIC PACKAGE
CASE 719-03**

NOTES:

- LEADS, TRUE POSITIONED WITHIN 0.25 mm (0.010) DIAMETER (AT SEATING PLANE) AT MAXIMUM MATERIAL CONDITION.
- DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	35.20	35.92	1.386	1.414
B	14.73	15.34	0.580	0.604
C	3.05	4.19	0.120	0.165
D	0.38	0.53	0.015	0.021
F	0.76	1.40	0.030	0.055
G	2.54 BSC		0.100 BSC	
H	0.76	1.78	0.030	0.070
J	0.20	0.30	0.008	0.012
K	2.54	4.19	0.100	0.165
L	14.99	15.49	0.590	0.610
M	-		10°	
N	0.51	1.52	0.020	0.060

**P SUFFIX
PLASTIC PACKAGE
CASE 710-02**

NOTES:

- POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25mm(0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- DIMENSION B DOES NOT INCLUDE MOLD FLASH.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	36.45	37.21	1.435	1.465
B	13.72	14.22	0.540	0.560
C	3.94	5.08	0.155	0.200
D	0.36	0.56	0.014	0.022
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
H	1.65	2.16	0.065	0.085
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	15.24	BSC	0.600	BSC
M	0° 15°		0° 15°	
N	0.51	1.02	0.020	0.040

**S SUFFIX
CERDIP PACKAGE
CASE 733-01**

NOTES:

- DIM -A- IS DATUM.
- POSITIONAL TOL FOR LEADS:
 $\text{⌀ } \text{⌀ } 0.25 (0.010) \text{ (M) T A (M)}$
- T- IS SEATING PLANE.
- DIM A AND B INCLUDES MENISCUS.
- DIM -L- TO CENTER OF LEADS WHEN FORMED PARALLEL.
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	36.45	37.85	1.435	1.490
B	12.70	15.37	0.500	0.605
C	4.06	5.84	0.160	0.230
D	0.38	0.56	0.015	0.022
F	1.27	1.65	0.050	0.065
G	2.54 BSC		0.100 BSC	
J	0.20	0.30	0.008	0.012
K	2.54	4.06	0.100	0.160
L	15.24	BSC	0.600	BSC
M	5° 15°		5° 15°	
N	0.51	1.27	0.020	0.050

Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.



MOTOROLA Semiconductor Products Inc.

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721 • A SUBSIDIARY OF MOTOROLA INC.

PIN ASSIGNMENT

OVERVIEW


11	OE*
12	RESST*
13	BR3*
14	BR2*
15	BR1*
16	BR0*
17	MBR*
18	BAS*
19	BREN*
20	BGIN*
21	CLK

The BAR101 Bus Arbitrer/Requester contains the control logic for an option ROM (Single Level) VMEbus Arbitrer and an option ROM (Release On Request) VMEbus Requester. The device consists of a programmed PAL16A4. It obeys the bus arbitration protocols of the VMEbus Specification. To generate the specified VMEbus timing and driver characteristics, some additional circuitry are required.

A P P E N D I X E

BAR101B BUS ARBITER/REQUESTER

BLOCK DIAGRAM




OVERVIEW

The BAR101 Bus Arbiter/Requester contains the control logic for an option ONE (Single Level) VMEbus Arbiter and an option ROR (Release On Request) VMEbus Requester. The device consists of a programmed PAL16R4A. It obeys the bus arbitration protocols of the VMEbus Specification. To generate the specified VMEbus timing and driver characteristics, some additional circuits are required.

PIN ASSIGNMENT

CLK	1	20	VCC
BGIN*	2	19	N.C.
BRELEN*	3	18	BBSY*
BAS*	4	17	N.C.
MBR*	5	16	BROUT*
BR0*	6	15	BAV*
BR1*	7	14	BGOUT*
BR2*	8	13	BARBG*
BR3*	9	12	RESET*
GND	10	11	OE*

BLOCK DIAGRAM



SIGNAL DESCRIPTION

-
- MBR*** **MODULE BUS REQUEST**
 Through this input the local MPU informs the Bus Requester that it wants bus mastership. MBR* may be asserted by the address decoder upon detecting an off-board address, or it may be activated under software control by the MPU through a control register.
- BGIN*** **BUS GRANT INPUT**
 This VMEbus signal informs the Bus Requester that a bus request on its level has been granted by the Bus Arbiter.
- BAS*** **BUS ADDRESS STROBE**
 This VMEbus signal is used by the Bus Requester to detect the end of the last cycle of the previous bus master.
- BRELEN*** **BUS RELEASE ENABLE**
 Once having been granted bus mastership, the Bus Requester can release the VMEbus only when this input signal is asserted. BRELEN* typically is used to establish a time window between successive bus cycles, during which bus mastership may be relinquished.
- BR0*** **BUS REQUEST 0, 1, 2, 3**
BR1* To support the option ROR (Release On Request), the Bus
BR2* Requester monitors the four VMEbus request lines and releases
BR3* the bus only if another bus request is pending.
 BR3* also informs the option ONE (Single Level) Bus Arbiter that a module requests the bus.
- BBSY*** **BUS BUSY**
 The Bus Arbiter monitors this VMEbus signal to detect start and end of a module's bus mastership.
- RESET*** **RESET**
 This input is used to reset all Bus Arbiter and Bus Requester outputs to the inactive (high) state.
- BROUT*** **BUS REQUEST OUTPUT**
 This VMEbus output signal is used to inform the Bus Arbiter that the module requests bus mastership.
- BGOUT*** **BUS GRANT OUTPUT**
 This VMEbus output signal supports the daisy chain structure of the bus grant lines.
- BAV*** **BUS AVAILABLE**
 This output informs the module that its bus request has been granted by the Bus Arbiter and that the previous bus master has released the bus. BAV* is used to enable the VMEbus interface of the module and to drive the VMEbus signal BBSY*.
- BARBG*** **BUS ARBITER GRANT**
 The Bus Arbiter asserts this output signal when it grants a pending bus request.
- CLK** **CLOCK**
 This input is used for clocking the internal sequencer circuit.
- OE*** **OUTPUT ENABLE**
 This input enables the Bus Requester outputs when tied to GND.


BUS ARBITER FUNCTIONAL DESCRIPTION

The option ONE Bus Arbiter schedules bus requests from multiple masters in a VMEbus system on a single bus arbitration level. The priority of a bus master within this level relies on its location within the bus grant daisy chain.

When the Bus Arbiter receives a bus request at the input BR3* (Bus Request Level 3), it monitors the VMEbus signal BBSY* (Bus Busy). A low level at BBSY* indicates that another master is currently using the bus, and the bus request is made pending. When BBSY* is high, the Bus Arbiter grants the bus request by asserting BARBG* (Bus Arbiter Grant). This signal is propagated along the bus grant daisy chain level 3. BARBG* is kept low until the bus requester acknowledges the bus grant by asserting BBSY*.

The following flow chart illustrates the operation sequence of the BAR101B Bus Arbiter.

BUS ARBITER OPERATION FLOW CHART



BUS REQUESTER FUNCTIONAL DESCRIPTION

As shown in the block diagram, the Bus Requester can be regarded as consisting of three functional blocks: the Bus Request Asserter, the Bus Grant Propagator, and the Bus Availability Detector.

When the input signal MBR* (Module Bus Request) is asserted, and if the module is not currently the bus master, the Bus Request Asserter drives BROUT* (Bus Request Output) low. In a software transparent mode of requesting the bus, MBR* is driven by the module's address decoder upon detecting an off-board address. Alternately, MBR* may be asserted under software control by the MPU through a special control register. Once being asserted, BROUT* is kept low regardless of further transitions of the input signal MBR*.

The Bus Grant Propagator is responsible for daisy chaining the bus grant signal down the VMEbus. When the BGIN* (Bus Grant Input) signal is detected going low, the current state of the Bus Request Asserter output BROUT* is latched internally. If the Bus Request Asserter has no bus request pending, the bus grant signal is routed to BGOUT* (Bus Grant Output). BGOUT* is kept low until BGIN* goes high again.

The signals BROUT*, BGIN* and BGOUT* must be connected with the VMEbus lines BRx*, BGxIN* and BGxOUT*, respectively. The letter "x" in the mnemonics represents the bus priority level chosen for the module and may have any value from zero to three.

If BROUT* is asserted when BGIN* goes low, the bus grant is not propagated down the daisy chain, and BGOUT* remains high. The Bus Availability Detector now monitors the BAS* (Bus Address Strobe) input, which must be connected with the VMEbus line AS*. A high level at BAS* indicates that the previous bus master has finished its last cycle. This causes the Bus Availability Detector to assert BAV* (Bus Available) and the Bus Request Asserter to negate BROUT*. BAV* is used to drive the VMEbus line BBSY* and to enable the VMEbus interface of the module. Now the MPU can start data transfers via the VMEbus.

To ensure that the assertion of BBSY* has been seen by the Bus Arbiter, BAV* is held low at least until BGIN* goes high.


Also BAV* remains asserted as long as MBR* is low. If MBR* is software controlled, this feature provides maximum speed block transfers and protection of time critical and top priority routines against interruption by another module's bus request.

The Bus Requester can negate BAV* only when the input signal BRELEN* (Bus Release Enable) is asserted. BRELEN* can be used to establish a time window during which the bus may be relinquished. If BAV* directly controls the VMEbus interface, BRELEN* must be gated with the MPU address strobe to ensure that the bus cannot be released during a data transfer cycle.

When BGIN* is high and MBR* is high and BRELEN* is low, the Bus Availability Detector monitors the four VMEbus request lines BR0*, BR1*, BR2*, BR3*. The BAV* output is negated only if another bus request is pending. This ROR (Release On Request) scheme reduces the number of bus arbitrations for modules which often need access to the VMEbus.

The following flow chart illustrates the operation sequence of the BAR101B Bus Requester.

BUS REQUESTER OPERATION FLOW CHART



MAXIMUM RATINGS

SYMBOL	PARAMETER	MIN	MAX	UNIT
VCM	Absolute Maximum Supply Voltage	-0.5	7.0	V
VCC	Operating Supply Voltage	4.75	5.25	V
VIM	Absolute Maximum Input Voltage	-1.5	5.5	V
VI	Operating Input Voltage	GND	VCC	
FM	Maximum Clock Frequency		25	MHz
TST	Storage Temperature	-65	150	C
TA	Operating Temperature	0	70	C

ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
VIL	Input Low Voltage			0.8	V
VIH	Input High Voltage		2.0		V
IIL	Input Low Current	VI = 0.4 V		-0.25	mA
IIH	Input High Current	VI = 2.4 V		25	uA
IIM	Maximum Input Current	VI = 5.5 V		1.0	mA
VOL	Output Low Voltage	IOL = 24 mA		0.5	V
VOH	Output High Voltage	IOH = -3.2 mA	2.4		V
IOS	Output Short-Circuit Current	VOH = 0 V	-30	-130	mA
ICC	Supply Current	VCC = 5.25 V		180	mA

SWITCHING CHARACTERISTICS (for 8 MHz CLK frequency)

SYMBOL	PARAMETER	CONDITIONS	TYP	MAX	UNIT
T1	BR3* Low to BARBG* Low	BBSY* High	15	25	ns
T2	BBSY* High to BARBG* Low	BR3* Low	15	25	ns
T3	BBSY* Low to BARBG* High		15	25	ns
T4	RESET* Low to BARBG* High		15	25	ns
T5	MBR* Low to BROUT* Low	BAV* High	5	165	ns
T6	BGIN* Low to BROUT* High	BAS* High	130	290	ns
T7	BAS* High to BROUT* High	BGIN* Low	130	290	ns
T8	RESET* Low to BROUT* High		5	165	ns
T9	BGIN* Low to BGOUT* Low		5	165	ns
T10	BGIN* High to BGOUT* High		5	165	ns
T11	RESET* Low to BGOUT* High		5	165	ns
T12	BGIN* Low to BAV* Low	BAS* High	5	165	ns
T13	BAS* High to BAV* Low	BGIN* Low	5	165	ns
T14	BGIN* High to BAV* High	Note 1	5	165	ns
T15	MBR* High to BAV* High	Note 1	5	165	ns
T16	BRELEN* Low to BAV* High	Note 1	5	165	ns
T17	BRx* Low to BAV* High	Note 1, Note 2	5	165	ns
T18	RESET* Low to BAV* High		5	165	ns

Note 1: BAV* is driven high when BGIN* is high and MBR* is high and BRELEN* is low and BRx* is low.

Note 2: BRx* in this context means BR0* or BR1* or BR2* or BR3*.

MAXIMUM RATINGS

SYMBOL	PARAMETER	MIN	MAX	UNIT
TA	Operating Temperature	0	70	°C
TST	Storage Temperature	-65	150	°C
FM	Maximum Clock Frequency		25	MHz
VI	Operating Input Voltage	GND	VCC	V
VIM	Absolute Maximum Input Voltage	-1.5	2.5	V
VCC	Operating Supply Voltage	4.75	5.25	V
VCM	Absolute Maximum Supply Voltage	-0.5	7.0	V

ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
ICC	Supply Current	VCC = 5.25 V	-180		mA
IOS	Output Short-Circuit Current	VOH = 0 V	-30		mA
VOL	Output High Voltage	IOH = -3.3 mA	2.4		V
VOH	Output Low Voltage	IOL = 24 mA	0.8		V
IIM	Maximum Input Current	VI = 2.5 V	1.0		mA
IIL	Input High Current	VI = 2.4 V	15		mA
IIL	Input Low Current	VI = 0.4 V	-0.25		mA
VIH	Input High Voltage		2.0		V
VIL	Input Low Voltage			0.8	V

SWITCHING CHARACTERISTICS (for 8 MHz CLK frequency)

SYMBOL	PARAMETER	CONDITIONS	TYP	MAX	UNIT
T1	BR3* low to BARBG* low	BR3* High	15	25	ns
T2	BR3* high to BARBG* low	BR3* low	15	25	ns
T3	BR3* low to BARBG* high		15	25	ns
T4	RESET* low to BARBG* high		15	25	ns
T5	MBR* low to BROUT* low	BAV* High	5	165	ns
T6	BGIN* low to BROUT* high	BAS* High	130	290	ns
T7	BAS* high to BROUT* high	BGIN* Low	130	290	ns
T8	RESET* low to BROUT* high		5	165	ns
T9	BGIN* low to BROUT* low		5	165	ns
T10	BGIN* high to BROUT* high		5	165	ns
T11	RESET* low to BROUT* high		5	165	ns
T12	BGIN* low to BAV* low	BAS* High	5	165	ns
T13	BAS* high to BAV* low	BGIN* Low	5	165	ns
T14	BGIN* high to BAV* high	Note 1	5	165	ns
T15	MBR* high to BAV* high	Note 1	5	165	ns
T16	BREEM* low to BAV* high	Note 1	5	165	ns
T17	BRX* low to BAV* high	Note 1, Note 2	5	165	ns
T18	RESET* low to BAV* high		5	165	ns

Note 1: BAV* is driven high when BGIN* is high and MBR* is high and BREEM* is low and BRX* is low.

Note 2: BRX* in this context means BRO* or BRI* or BR2* or BR3*.



MOTOROLA GMBH *GESCHÄFTSBEREICH HALBLEITER*

POSTFACH 1229 · MÜNCHNER STRASSE 18 · D-8043 UNTERFÖHRING